## MACHINE CONTROLLER CP-9200SH PROGRAMMING MANUAL



This Programming Manual provides descriptions on the programming language which is essential for preparing the software for the Machine Controller CP-9200SH.

In this manual, "CP-717" refers to Control Pack CP-717, which is one of the peripheral devices.
Listed below are other documents relevant to the CP-9200SH. Please refer to these materials also.

ERelevant Documents

| Document No. | Name of Document |
| :--- | :--- |
| SIE-C873-16.4 | FDS System Installation Manual |
| SIE-C877-17.4 | Control Pack CP-717 Operation Manual (Vol.1) |
| SIE-C877-17.5 | Control Pack CP-717 Operation Manual (Vol.2) |
| TOE-C877-17.7 | Control Pack CP-717 Instructions |
| CHE-C879-40 | CP-9200SH Brochure |
| KAE-C879-40 | CP-9200SH Catalog |
| SIE-879-40.1 | Machine Controller CP-9200SH User's Manual |
| SIE-879-40.2 | Machine Controller CP-9200SH Servo Controller User's Manual |

1 INTRODUCTION TO PROGRAMMING ..... 1-1
1.1 Programming Languages ..... 1-2
2 HIERARCHICAL STRUCTURE OF THE DRAWING SYSTEM AND PROGRAMS ..... 2-1
2.1 Types and Priority Levels of Parent Drawings ..... $2-2$
2.2 Execution Control of Parent Drawings 2-3
2.2.1 Execution Control of Parent Drawings ..... 2-3
2.2.2 Scheduling of the Execution of Scan Process Drawings ..... $2-3$
2.3 Hierarchical Structure of Drawings ..... 2-4
2.3.1 Execution of Drawings ..... 2-4
2.3.2 Execution of Process of Drawings ..... 2.5
2.4 Functions ..... $2-6$
2.4.1 Function Definition ..... $2-6$
2.4.2 User Function Preparation Procedure ..... $2-7$
3 REGISTER MANAGEMENT METHOD ..... 3-1
3.1 Register Designation Method ..... 3-2
3.2 Data Types ..... 3-3
3.3 Types of Registers ..... 3-5
3.3.1 DWG Registers ..... 3-5
3.3.2 Function Registers ..... 3-6
3.3.3 CPU Internal Registers ..... 3-6
3.3.4 Subscripts i and j ..... 3-7
(1) When a Subscript is Attached to Bit Type Data ..... 3-7
(2) When a Subscript is Attached to Integer Type Data ..... 3-7
(3) When a Subscript is Attached to Double-Length Integer Type Data ..... 3-7
(4) When a Subscript is Attached to Real Number Type Data ..... 3-7
(5) Example of Program Using a Subscript ..... 3-7
3.3.5 Function I/O and Function Registers ..... 3-8
3.3.6 Programs and Register Referencing Ranges ..... 3-9
3.4 Symbol Management ..... 3-10
3.4.1 Symbol Management in the DWG's ..... 3-10
3.4.2 Symbol Management in the Functions ..... 3-10
3.5 Upward Linking of Symbols and Automatic Number Allocation ..... 3-11
3.5.1 Upward Linking of Symbols ..... 3-11
3.5.2 Automatic Register Number Allocation ..... 3-11
4 BASIC INSTRUCTIONS
$4-3$
4.1 Instruction with []
4.2 Program Control Instructions ..... $4-4$
4.2.1 Child Drawing Referencing Instruction (SEE) ..... 4-4
4.2.2 FOR Structure Statement ..... 4-5
4.2.3 WHILE Structure Statement ..... 4.6
4.2.4 IF Structure Statement ..... 4-8
(1) IF Structure Statement - 1 ..... 4-8
(2) IF Structure Statement - ..... 4-9
4.2.5 Function Referencing Instruction (FSTART) ..... 4-10
4.2.6 Function Input Instruction (FIN) ..... 4-11
4.2.7 Function Output Instruction (FOUT) ..... 4-12
4.2.8 Comment Instruction (COMMENT) ..... 4-14
4.2.9 Expansion Program Execution Instruction (XCALL) ..... 4-16
4.3 Direct I/O Instructions ..... 4-17
4.3.1 Continuous Execution Type Direct Input Instruction (INS) ..... 4-17
4.3.2 Continuous Execution Type Direct Output Instruction (OUTS) ..... 4-19
4．4 Sequence Circuit Instructions $4-20$
4．4．1 NO Contact Instruction ..... （一ト ..... 4－20
4．4．2 NC Contact Instruction ..... （一ト—） ..... 4－21
4．4．3 Coil Instruction ..... （－0－1）4－21
4．4．4 Set Coil／Reset Coil Instruction（ $-[\mathrm{S}]-\neg(\mathrm{R})-1)$ ..... 4－22
4．4．5 Rising Pulse Instruction（－5－）4－23
4．4．6 Falling Pulse Instruction（ -5 ）4－24
4．4．7 On－delay Timer Instruction：Unit of measurement $=0.01$ seconds ..... 
4．4．8 Off－delay Timer Instruction：Unit of measurement＝0．01 seconds
（－\｛ \} \}) 4-29
4．4．9 On－delay Timer Instruction：Unit of measurement＝1 seconds ..... （［ ${ }^{\text {s］}}$ ）4－31
4．5 Logical Operation Instructions ..... 4－34
4．5．1 AND Instruction ..... 4－34
4．5．2 OR Instruction ..... 4－35
4．5．3 XOR Instruction ..... 4－35
4．6 Numerical Operation Instructions ..... 4－36
4．6．1 Integer Type Entry Instruction（ $\vdash$ ）4－36
4．6．2 Real Number Type Entry Instruction（ $\|$ ） ..... 4－37
4．6．3 Storage Instruction（ $\Longrightarrow$ ）4．38
4．6．4 Addition Instruction（ + ）4－39
4．6．5 Subtraction Instruction（－）4－40
4．6．6 Extended Addition Instruction（＋＋）4－41
4．6．7 Extended Subtraction Instruction（ ..... 4－42
4．6．8 Multiplication Instruction ..... $\times \quad 4-43$
4．6．9 Division Instruction（ ..... ）4－44
4．6．10 MOD Instruction ..... $4-45$
4．6．11 REM Instruction ..... $4-45$
4．6．12 INC Instruction ..... 4－46
4．6．13 DEC Instruction ..... 4－47
4．6．14 Time Add Instruction（TMADD） ..... 4－48
4．6．15 Time Subtraction Instruction（TMSUB） ..... 4－49
4．6．16 Time Spend Instruction（SPEND） ..... 4－50
4．7 Numerical Conversion Instructions ..... 4－52
4．7．1 INV Instruction ..... $4-52$
4．7．2 COM Instruction ..... 4－53
4．7．3 ABS Instruction ..... 4－53
4．7．4 BIN Instruction ..... 4－54
4．7．5 BCD Instruction ..... 4－54
4．7．6 PARITY Instruction ..... 4－55
4．7．7 ASCII Instruction ..... 4－55
4．7．8 BINASC Instruction ..... 4－56
4．7．9 ASCBIN Instruction ..... 4－57
4．8 Number Comparison Instructions ..... 4－58
4．8．1 Compaxison Instructions ..... 4－58
4．8．2 Range Check Instruction（ RCHK ） ..... 4－60
4．9 Data Operation Instructions ..... 4－62
4．9．1 ROTL Instruction and ROTR Instruction ..... 4－62
4．9．2 MOVB Instruction ..... 4－63
4．9．3 MOVW Instruction ..... $4-65$
4．9．4 XCHG Instruction ..... 4－66
4．9．5 SETW Instruction ..... 4－67
4．9．6 BEXTD Instruction ..... 4－68
4．9．7 BPRESS Instruction ..... 4－69
4．9．8 BSRCH Instruction ..... 4－70
4．9．9 SORT Instruction ..... 4－71
4．9．10 SHFTL Instruction and SHFTR Instruction ..... 4－72
4．9．11 COPYW Instruction ..... 4－73
4．9．12 BSWAP Instruction ..... 4－74
4.10 Basic Function Instructions ..... 4-75
4.10.1 SQRT Instruction ..... 4-75
4.10.2 SIN Instruction ..... 4-76
4.10.3 COS Instruction ..... 4.77
4.10.4 TAN Instruction ..... 4-78
4.10.5 ASIN Instruction ..... 4-78
4.10.6 ACOS Instruction ..... $4-78$
4.10.7 ATAN. Instruction ..... 4-79
4.10.8 EXP Instruction ..... $4-80$
4.10.9 LN Instruction ..... 4-80
4.10.10 LOG Instruction ..... 4.80
4.11 DDC Instructions 4-81
4.11.1 DZA Instruction ..... 4-81
4.11.2 DZB Instruction ..... 4-82
4.11.3 LIMIT Instruction ..... 4-84
4.11.4 PI Instruction ..... 4-86
4.11.5 PD Instruction ..... 4-88
4.11.6 PID Instruction ..... 4-90
4.11.7 LAG Instruction ..... 4-93
4.11.8 LhaG Instruction ..... 4-94
4.11.9 FGN Instruction ..... 4-96
4.11.10 IFGN Instruction ..... 4-98
4.11.11 LAU Instruction ..... 4-100
4.11.12 SLAU Instruction ..... 4-103
4.11.13 PWM Instruction ..... 4-107
4.12 Table Data Operation Instructions ..... 4-108
4.12.1 Block Read Instruction (TBLBR) ..... 4-108
4.12.2 Block Write Instruction (TBLBW) ..... 4-109
4.12.3 Row Search Instruction: Vertical Direction (TBLSRL) ..... 4-110
4.12.4 Column Search Instruction: Horizontal Direction (TBLSRC) ..... $4-111$
4.12.5 Block Clear Instruction (TBLCL) ..... 4-112
4.12.6 Inter Table Block Transfer Instruction (TBLMV) ..... 4-113
4.12.7 Cue Table Read Instruction (QTBLR, QTBLRI) ..... 4-114
4.12.8 Cue Table Write Instruction (QTBLW, QTBLWI) ..... 4-115
4.12.9 Cue Pointer Clear Instruction (QTBLCL) ..... 4-116
5 SFC PROGRAMMING ..... 5-1
5.1 Configuration of an SFC Program ..... 5-2
5.2 Execution of SFC ..... 5-2
5.3 SFC System Operation Registers ..... $5 \cdot 3$
5.4 SFC Flowchart ..... 5-4
5.5 SFC Action Box ..... 5-5
5.6 SFC Output Definition Time Chart ..... 5-6
5.7 Step Name Designation Method ..... 5-7
5.8 Taking Out System Step Nos. ..... 5-7
5.9 Precautions upon Preparation of an SFC Program ..... 5-8
5.9.1 Restrictions concerning Branching and Converging Connections ..... 5-9
5.9.2 Restriction concerning Branching and Converging Connections in a Multi-Token Structure ..... 5-11
5.9.3 Restriction of the Number of Branches in a Multi-Token Structure ..... 5-12
5.9.4 Restrictions concerning Subroutines ..... 5-13
(1) Restrictions concerning Nesting (Depth of Macro) ..... $5-14$
(2) Restrictions concerning Jumping ..... 5-15
(3) Restrictions concerming Branching ..... 5-16
(4) Restrictions concerning the Timer Transition Condition Instruction ..... 5-17
5.9.5 Restrictions concerning Step Names ..... 5-18
6 TABLE FORMAT PROGRAMMING ..... 6-1
6.1 Types of Table Format Programs ..... 6-2
6.2 Execution of Table Format Programs ..... 6-3
6.3 Constant Table (M Register) ..... 6-4
6.3.1 Outline of the Constant Table (M Register) ..... 6-4
6.3.2 Preparing the Constant Table (M Register) 6-5 ..... il
(1) Defining the Constant Table (M Register) ..... 6-5
(2) Inputs into the Constant Table (M Register) ..... 6-5
6.4 Constant Table (\# Register) ..... 6-6
6.4.1 Outline of the Constant Table (\# Register) ..... 6-6
6.4.2 Preparing the Constant Table (\# Register) ..... 6-7
(1) Defining the Constant Table (\# Register) ..... 6-7
(2) Inputs into the Constant Table (\# Register) ..... 6-7
6.5 I/O Conversion Table ..... 6-8
6.5.1 Outline of the I/O Conversion Table ..... 6-8
6.5.2 Preparing the I/O Conversion Table ..... 6-9
(1) Scale Conversion Function ..... 6-9
(2) Bit Signal Conversion Table ..... $6 \cdot 10$
6.6 Interlock Table ..... 6-12
6.6.1 Outline of the Interlock Table ..... 6-12
6.6.2 Preparing the Interlock Table ..... 6-13
6.7 Part Composition Table ..... 6-14
6.7.1 Outline of the Part Composition Table ..... $6 \cdot 14$
6.7.2 Preparing the Part Composition Table ..... 6-15
6.7.3 Preparing the Function Program for Parts ..... 6-16
6.8 Constant Table (C Register) ..... 6-17
6.8.1 Outline of the Constant Table (C Register) ..... 6-17
6.8.2 Preparing the Constant Table (C Register) ..... 6-18
(1) Defining the Constant Table (C Register) ..... 6-18
(2) Inputs into the Constant Table (C Register) ..... 6-18
7 STANDARD SYSTEM FUNCTIONS ..... 7-1
7.1 Data Trace Read Function (DTRC-RD) ..... 7-2
7.1.1 Readout of Data ..... 7-3
7.1.2 Configuration of the Read Data ..... $7-4$
(1) Data Configuration ..... 7-4
(2) Record Length ..... 7-4
(3) Number of Records ..... 7-4
7.2 Trace Function (TRACE) ..... 7.5
7.3 Failure Trace Read Function (FTRC-RD) ..... 7-6
7.3.1 Data Readout (Failure Occurrence Data) ..... 7-7
7.3.2 Readout Data Configuration (Failure Occurrence Data) ..... 7-7
(1) Data Configuration ..... $7-7$
(2) Record Configuration ..... 7.7
(3) Structure of Register Designation No. (2 words) ..... 7-7
(4) Number of Records ..... 7.7
7.3.3 Data Readout (Failure Restoration Data) ..... 7-8
7.3.4 Readout Data Configuration (Failure Restoration Data) ..... 7-8
(1) Data Configuration ..... 7-8
(2) Record Configuration ..... 7.8
(3) Number of Records ..... 7.8
7.4 Inverter Trace Read Function (ITRC-RD) ..... 7-9
7.4.1 Readout of Inverter Trace Data ..... 7-10
7.4.2 Readout Data Configuration 7-1
(1) Data Configuration ..... 7-10
(2) Record Length 7-10
(3) Number of Records ..... 7-10
7.5 Inverter Constant Write Function (ICNS-WR) ..... 7-11
7.5.1 Configuration of the Write-in Data ..... 7-12
7.5.2 Method of Writing to an EEPROM ..... 7:13
(1) WRITE ENTER Command ..... 7.13
(2) Program Example ..... 7-14
7.6 Inverter Constant Read Function (ICNS-RD) ..... 7-16
7.7 CP-213 Initial Data Setting Function (ISET-213) ..... 7-18
7.8 Send Message Function (MSG-SND) ..... 7-19
7.8.1 Parameters ..... 7-20
(1) Process Result (PARAM00) ..... 7.20
(2) Status (PARM01) ..... 7-21
(3) Called Station \# (PARAM02) ..... 7-22
(4) Function Code (PARAM04) ..... 7-22
(5) Data Address (PARAM05) ..... 7-23
(6) Data Size (PARAM06) ..... 7-23
(7) Called CPU \# (PARAM0 ..... 7-24
(8) Coil Offset (PARAM08) ..... 7-24
(9) Input Relay Offset (PARAM09) ..... 7-24
(10) Input Register Offset (PARAM10) ..... 7-24
(11) Holding Register Offset (PARAM11) ..... 7-24
(12) For System Use (PARAM12) ..... 7-24
(13) Relationship between the Data Address, Size and Offset ..... 7-24
(14) When Transmission Protocol is set to Non-procedural ..... 7-24
7.8.2 Inputs ..... 7-25
(1) EXECUTE (Send Message Execution Command) ..... 7-25
(2) ABORT (Send Message Forced Interruption Command) ..... $7-25$
(3) DEV-TYP (Transmission Device Type) ..... 7-25
(4) PRO-TYP (Transmission Protocol) ..... 7-25
(5) CIR-NO (Circuit No.). 7-25
(6) CH-NO (Channel No.) ..... 7-25
(7) PARAM (Set Data Head Address) ..... 7-25
7.8.3 Outputs ..... 7-26
(1) BUSY (In Process) ..... 7-26
(2) COMPLETE (Completion of Process) ..... 7.26
(3) ERROR (Occurrence of Error) ..... 7.26
7.8.4 Limitations Arising from Other Companies'
Communications Protocols with the CP-217IF ..... 7-27
(1) When Making a Dedicated Protocol Connection Link with the MELSEC computer ..... 7-27
(2) When Making an OMRON Upward Linking Mode (SYSWAY) Connection ..... 7-27
7.8.5 Program Example ..... 7-28
7.9 Receive Message Function (MSG-RCV) ..... 7-29
7.9.1 Parameters ..... 7-30
(1) Process Result (PARAM00) ..... 7.30
(2) Status (PARAM01) ..... 7.31
(3) Calling Station \# (PARAM02) ..... 7-31
(4) Function Code (PARAM04) ..... $7-31$
(5) Data Address (PARAM05) ..... 7-31
(6) Data Size (PARAM06) ..... 7-31
(7) . Calling CPU \# (PARAM07) ..... 7-31
(8) Coil Offset (PARAM08) ..... 7-31
(9) Input Relay Offset (PARAM09) ..... 7-31
(10) Input Register Offset (PARAM 10) ..... 7-32
(11) Holding Register Offset (PARAM11) 7-32
(12) Write-in Range LO (PARAM12), Write-in Range HI (PARAM13) ..... 7-32
(13) For System Use (PARAM14) ..... 7-32
(14) When Non-procedural is set for Transmission Protocol ..... 7-32
7.9.2 Inputs ..... 7-32
(1) EXECUTE (Receive Message Execution Command) ..... 7-32
(2) ABORT (Receive Message Forced Interruption Command) ..... $7-32$
(3) DEV-TYP (Transmission Device Type) ..... 7.32
(4) PRO-TYP (Transmission Protocol) ..... 7-33
(5) CIR-NO (Circuit No.) ..... 7-33
(6) CH-NO (Channel No.) ..... 7-33
(7) PARAM (Set Data Head Address) ..... 7-33
7.9.3 Outputs ..... 7-33
(1) BUSY (In Process) ..... 7-33
(2) COMPLETE (Completion of Process) ..... 7-33
(3) ERROR (Occurrence of Error) ..... 7-33
7.9.4 Limitations Arising from Other Companies' Communications Protocols with the CP-217IF ..... 7-34
(1) When Making a Dedicated ProtocolConnection Link with the MELSEC Computer 7-34
(2) When Making an OMRON Upward Linking Mode (SYSWAY) Connection ..... 7-34
7.9.5 'Program Example ..... 7-35
7.10 Counter Function (COUNTER) ..... 7.36
7.11 First-in First-out Function (FINFOUT) ..... 7-37
Appendix ..... A-1
A Types of Instruction Words ..... A-2
B List of Instructions ..... A-3
C Differences on Programming between CP-9200H and CP-9200SH ..... A-16

## 1 INTRODUCTION TO PROGRAMMING

The programming languages that can be used with CP-9200SH are described in this chapter.

### 1.1 Programming Languages

CP-9200SH support the programming languages shown in Table 1.1. User programs can be prepared using the programming language that is optimal for the application. For details, refer to the Control' Pack CP-9200SH User's Manual (SIE-C879-40.1).

Table 1.1 Programming Languages that can be Used

| Programming Language | Characteristics |
| :---: | :---: |
| Ladder program | - Programs are prepared using relay circuit instructions and text type instructions (control instructions, numerical operation instructions, etc.) <br> - Sequential processes, numerical operation processes,data processes, and various other programs can be written. |
| Table format program | - Programs for specific applications are prepared in FIF (fill in form) with the use of tables. <br> - Tables, such as the constant data setting table, interlock table, and part composition table, are available. |
| SFC (sequential function chart) program | - Sequential programs are prepared in flowchart form by the use of steps and transition conditions. <br> - Sequences, such as automatic operation flows, can be written readily. |

User programs are managed in units of drawings, which are identified by the drawing No. (DWG No.). These drawings serve as the basis of user programs.
There are parent drawings, child drawings, grandchild drawings, and operation error processing drawings. Besides drawings, there are also functions, which can be referenced freely from each drawing.

## Parent Drawings

The parent drawing is executed automatically by the system program when the "Condition of Execution" of Table 2.1 is established.

## Child Drawings

Child drawings are executed upon being referenced from the parent drawing by the SEE Instruction.

## Grandchild Drawings

Grandchild drawings are executed upon being referenced from a child drawing by the SEE Instruction.

## Operation Error Processing Drawing

This is executed automatically by the system program upon occurrence of operation error.

## Functions

Functions are executed upon being referenced from the parent, child, or grandchild drawing by the FSTART Instruction.

### 2.1 Types and Priority Levels of Parent Drawings

Parent drawings are classified by the first character of the drawing (A, I, H, L) according to the purpose of the process. The priority levels and execution conditions of drawings are defined as shown in Table 2.1. For details, refer to the Control Pack CP-9200SH User's Manual (SIE-C879-40.1).

Table 2.1 Types and Priority Levels of Parent Drawings

| Type of <br> Parent <br> Drawing | Role of <br> Drawing | Priority <br> Level | Condition of Execution | Number of <br> Drawings <br> (Note) |
| :---: | :---: | :---: | :--- | :---: |
| DWG. A | Starting <br> process | 1 | Turning on the power (Executed once <br> when the power is turned on.) | 64 |
| DWG. I | Interruption <br> process | 2 | Start of interruption (Executed upon <br> rising of interruption input signal.) | 64 |
| DWG. H | High-speed <br> scan process | 3 | Start of fixed cycle (Executed on each <br> high-speed scan time.) | 100 |
| DWG. L | Low-speed <br> scan process | 4 | Start of fixed cycle (Executed on each <br> low-speed scan time.) | 100 |

(Note) : The details of the number of drawings is as follows.
Parent drawing : $1(\mathrm{D})$
Operation error processing drawing: 1 ( 00 )
Child drawings
Grand child drawings
:] n-2 ([01 to 99) $]$ A maximum total of $n-2$ child $:=\frac{\mathrm{n}-2}{(\square \triangle \triangle .01}$ to 99$\left.)\right\}$ and grandchild drawings.
(A, L: 62, H, L: 98)

* n : the maximum number of drawings that can be used.
$\square$ : first character of the drawing (A, I, H, L)
$\Delta \Delta$ : child drawing number


### 2.2 Execution Control of Parent Drawings

### 2.2.1 Execution Control of Parent Drawings

Each drawing is executed based on its priority level as shown in Fig. 2.1.


Fig. 2.1 Execution Control of Parent Drawings

### 2.2.2 Scheduling of the Execution of Scan Process Drawings

The scan process drawings are not executed simultaneously but are scheduled based on priority levels as shown in Fig. 2.2 and are executed on the schedule.


[^0]Fig. 2.2 Scheduling of the Execution of Scan Process Drawings

### 2.3 Hierarchical Structure of Drawings

The drawings are arranged in the manner: parent drawing - child drawing - grandchild drawing. However, a parent drawing cannot reference a child drawing of a different type and a child drawing cannot reference a grandchild drawing of a different type. The child drawing is referenced from the parent drawing, and from that child drawing the grandchild drawing is referenced. This structure is always followed, and is called the hierarchical structure of drawings.

### 2.3.1 Execution of Drawings

The user prepares each processing program with a parent drawing - child drawing - grandchild drawing hierarchy as shown in Fig. 2.3.
[Parent Drawing] $\therefore$ [Child Drawing] [Grandchild Drawing] . [Function]
Referencing of a function by a grandchild drawing

(Note) Substitute A, I, H, or L in X.
Fig. 2.3 Hierarchical Structure of DWG's

The parent drawing is executed automatically by the system, since from Table 2.1 of 2.1 "Types and priority of parent drawings," criteria for execution are determined separately for each type. In other words, the parent drawing is automatically called (called up and executed) by the system. Thus, the customer can execute any child or grandchild drawing by programming a DWG reference instruction (SEE instruction) in the parent or child drawings.
Functions listed in 2.2 may be referenced from all drawings. Furthermore, a function can be referenced by a function.
If a operation error occurs, operation error processing drawings corresponding to each screen will be started.

### 2.3.2 Execution Process of Drawings

The execution process of the drawings arranged in a hierarchy is carried out in a manner whereby lower-ranking drawings are referenced by upper-ranking drawings.
Taking an example of DWG. A, the hierarchical structure of DWGs (drawings) is shown in Fig. 2.4.

Start up when system program execution conditions are satisfied


Parent Drawing Child Drawing Grandchild Drawing


DWG expression : DWG. $\frac{\square \Delta \Delta}{T} \cdot \frac{\bigcirc \bigcirc}{\square}$


DWG. $\square_{\text {D }}^{0} 00$
Fig. 2.4 Drawing Execution Process

## 2.4 <br> Functions

Functions can be freely referenced from any drawing. Functions can even be referenced simultaneously from drawings of different types and different hierarchies. Further, functions can also reference other functions. The following benefits can be obtained by using functions.

- It become easy to arrange a program into parts.
- The program can be prepared and maintained easily.

A function is composed of the function definition, which determines the number and types of data that are input into and output from a function, and the main body (program), which depicts the processes that are to be executed according to the inputs and outputs. Functions can be classified into standard system functions, which are made available by the system, and user functions, which are defined by the user.

## Standard System Functions

The user can freely use a function that has been predefined by the system, but is not permitted to modify the contents of that function. In other words, the user cannot freely create definitions (program). Refer to Chapter 7 "Standard System Functions" for more information on system functions.

## User Functions

These are functions that are defined (programmed) freely by the user. The user prepares the function definition and the main body (program) of the function. See 2.4.2 "User Function Preparation Procedures" concerning the preparation methods.

### 2.4.1 Function Definition

Functions are defined by the user at the time of user function preparation using the graphic expression form for functions shown in Fig. 2.5.

(Note): The names of the function, the inputs, and the outputs are respectively expressed in 8 or less alphanumeric characters.

Fig. 2.5 Graphic Expression of a Function

### 2.4.2 User Function Preparation Procedure

Fig. 2.6 shows the procedure for preparing user functions, which can be defined freely by the user.


Determine the number of $I / O$ s and the data types.

Input is made using the CP-717.

Prepare in the same manner as the DWGs. However, the types of registers used will differ from those used with the DWG's. Be careful of the correspondence of the register numbers used in the function program and the data input/ output upon referencing the function.

Input in the following procedures:
A Input the name of the function with the FSTART Instruction.
B Use the FIN Instruction to prepare the program for input data.
C Use the FOUT Instruction to prepare the program for output data.

* : If a system function is to be used, prepare the program upon referring to the description on I/O definition in Chapter 7 "STANDARD SYSTEM FUNCTIONS". Since the I/O specifications, the function definition, and the main body of the function program are already provided by the system in the case of system functions, these do not have to be defined or prepared.

Fig. 2.6 User Function Preparation Procedure

For more details on operating the CP-717, refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5).

## 3 REGISTER MANAGEMENT METHOD <br> Various types of registers are introduced according to application and the register attributes and designation methods are described in this chapter.

### 3.1 Register Designation Method

As shown in Table 3.1, registers may be designated by direct register No. designation or by symbolic designation.
These two types of register designation methods may be used together in the user programs. When symbolic designation is to be used, the relationship between the symbol and the register No. must be defined in the symbol table described later.
Refer to the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details.
Table 3.1 Register Designation Methods

| Type of Designation | Designation Method |
| :---: | :---: |
| Direct register No. designation | Bit type register designation $: M B 00100 \mathrm{~A}$ <br> Integer type register designation $: M W 00100 \square$ <br> Double-length integer type register designation $:$ ML00100 <br> Real number type register designation $:$ MF00100 <br> Address type register designation MA00100 <br> $\square:$ In the case of subscript designation, the subscript i or j is attached  <br> after the register No.  |
| Symbolic designation |  |

## Direct Register No. Designation

```
Register No.: V T No. [Bit No.] [Subscript]
                                    \rightarrow \text { Can designate the subscript i or j.}
                                    When T = B (bit type) (hexadecimal: 0 to F)
                            Data type given by V (T: B| W | L F | A)
    Type of register
    DWG (V:S|M|I|O|C|#|D)
    Function (V:S|M|I|O|C|#|D|X|Y|Z|A)
```


## Symbolic Designation

Symbol: [Symbol Name]

[Subscript]
Can designate the subscript $\mathbf{i}$ or $\mathbf{j}$.
Necessary when a subscript is to be used (to differentiate between the symbol name and the subscript).

Name attached to the register: 8 characters or less



Alphanumeric or symbolic characters
Alphabetic or symbolic character (A number cannot be used at the head of a symbol name.)

### 3.2 Data Types

There are five data types; the bit type, the integer type, the double-length integer type, the real number type, and the address type. These are used according to the purpose.
Address type data may be used only for pointer designation.
Refer to the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for the corresponding device for details.

Table 3.2 Data Types

| Type | Data Type | Numerical Range | Remarks |
| :---: | :---: | :---: | :---: |
| B | Bit | ON,OFF | Used for relay circuits. |
| W | Integer | $\begin{aligned} & -32768 \text { to }+32767 \\ & (8000 \mathrm{H}) \quad(7 \mathrm{FFFH}) \end{aligned}$ | Used for numerical operations. Values in () are used in the case of logic operations. <br> Ordinarily used in a series of instruction groups that begin with an integer type entry instruction ( - ). It can also be used in a series of instruction groups that begin with a real number type entry instruction (\\|). |
| L | Doublelength integer | $\begin{aligned} & -2147483648 \text { to }+2147483647 \\ & (80000000 \mathrm{H}) \quad(7 \mathrm{FFFFFFFH}) \end{aligned}$ | Used for numerical operations. Values in () are used in the case of logic operations. <br> Ordinarily used in a series of instruction groups that begin with an integer type entry instruction ( $\downarrow$ ). It can also be used in a series of instruction groups that begin with a real number type entry instruction (\|l|). |
| F | Real number | $\begin{aligned} & \pm(1.175 \mathrm{E}-38 \text { to } 3.402 \mathrm{E} \\ & +38), 0 \end{aligned}$ | Used for numerical operations. <br> May only be used in a series that begins with a real number type entry instruction $(\\|)$ ). Please keep in mind that it cannot be used in a series of instruction groups that begin with an integer type entry instruction ( - ). |
| A | Address | 0 to 32767 | Used only for pointer designation. |



## Pointer Designation



Fig. 3.1 Pointer Designation

In Fig. 3.1, MA00100 signifies the memory address nn of MW00100. By handing MA00100 to a function, the register domain below MW00100 may be used for internal processes of the function. Such use of an address as an argument of a function is referred to as "pointer designation". In this way, the register domain below MW00100 can be freely used for bits, integers, double-length integers, or real numbers.

### 3.3 Type of Registers

### 3.3.1 DWG Registers

The 7 types of register shown in Table 3.3 can be used in each DWG.
Refer to the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details.
Table 3.3 DWG Registers

| Type | Name | Designation Method | Description | Characteristic |
| :---: | :---: | :---: | :---: | :---: |
| S | System register | SB, SW, SL, SFnnnnn (SAnnnnn) | Registers made available by the system. The register No. nnnnn is a decimal expression. Upon system start-up, SW00000-SW00049 are all cleared to 0 . | Used in common by DWG's |
| M | Data regoster | MB, MW, <br> ML, <br> MFnnnnn <br> (MAnnnnn) | Registers used in common among DWG's. Used for I/F between DWG's, etc. <br> The register number nnnnn is a decimal expression. |  |
| I | Input register | IB, IW, IL, IFhhhh (IAhhhh) | Register that is used for interface with I/O module and communication module. <br> The register number hhhh is a hexadecimal expression. <br> The register number is assigned on the module configuration definition screen. The register numbers C 000 and later are used for interface with motion modules such as SVA modules. For details, refer to the instruction manual of each module. |  |
| 0 | Output register | OB, OW, OL, OFhhhh (OAhhhh) | Register that is used for interface with I/O module and communication module. <br> The register number hhhh is a hexadecimal expression. <br> The register number is assigned on the module configuration definition screen. The register numbers C 000 and later are used for interface with motion modules such as SVA modules. For details, refer to the instruction manual of each module. |  |
| C | Constant register | CB, CW, CL, CFnnnnn (CAnnnnn) | Register that can only be referenced by a program. The register number nnnn is a decimal expression. |  |
| \# | \# register | \#B, \#W, \#L, \#Fnnnnn (\#Annnnn) | Registers that can only be referenced in a program. <br> Can only referenced the corresponding DWG. The actual application range is specified by the user with the CP- 717. <br> The register number nnnnn is a decimal expression. | to |
| D | D register | DB, DW, DL, DFnnnnn (DAnnnnn) | Internal registers unique to each DWG. Can only referenced the corresponding DWG. The actual application range is specified by the user with the CP-717. <br> The register number nnnnn is a decimal expression. |  |

### 3.3.2 Function Registers

The 11 types of registers shown in Table 3.4 can be used in each function. Refer to the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details.

Table 3.4 Function Registers

| Type | Name | Designation Method | Description | Characteristic |
| :---: | :---: | :---: | :---: | :---: |
| X | Function input register | XB, XW, XL, XFnnnnn | Input into a function Bit input $\quad$ :XB000000 to XB00000F Integer input $:$ XW00001 to XW00016 Double-length integer input: XL00001 to XL00015 The register number nnnon is a decimal expression. | Unique to each function |
| Y | Function output register | YB, YW,YL,YFnnnnn | Outputs from a function Bit output $\quad: Y B 000000$ to YB00000F Integer output $\quad$ YW00001 to YW00016 Double-length integer output: YL00001 to YL00015 The register number nnnñ is a decimal expression. |  |
| Z | Register inside function | ZB,ZW,ZL,ZFnnnnn | Internal registers unique to each function. Can be used for internal processes of the function. The register number nnnnn is a decimal expression: |  |
| A | Register outside function | AB,AW,AL,AFnnnnn | External registers that use the address input value as the base address. <br> For linking with (S, M, I, O, \#, DAnnnnn). <br> The register number nnnnn is a decimal expression. |  |
| \# | \# Register | \#B,\#W,\#L,\#Fnnnnn (\#Annnnn) | Register that can only be referenced by a program. Can reference only the corresponding function. The actual application range is specified by the user with the CP-717. <br> The register number nnnnn is a decimal expression. |  |
| D | D register | DB,DW,DL,DFnnnnn <br> (DAnnnnn) | Characteristic internal register for each function. Can reference only the corresponding function. The actual application range is specified by the user with the CP-717. <br> The register number nnnnn is a decimal expression. |  |
| S | System register | $\begin{aligned} & \text { SB,SW,SL,SFnnnnn } \\ & \text { (SAnnnnn) } \end{aligned}$ | Same as the DWG registers. <br> (Since these registers are used in common by both DWG's and functions, be careful of their use when the same function is referenced from DWG's of different priority levels.) | Used in common by DWG's |
| M | Data register | MB,MW,ML,MFnnnnn (MAnnnnn) |  |  |
| 1 | Input register | IB,IW,IL,IFhhhh (IAhhhh) |  |  |
| 0 | Output register | OB,OW,OL,OFhhhh (OAhhhh) |  |  |
| C | Constant register | CB,CW,CL,CFnnnnn (CAnnnnn) |  |  |

(Note) SA, MA, IA, OA, DA, \#A, and CA may also be used inside a function.

### 3.3.3 CPU Internal Registers

The registers shown in Table 3.5 are provided inside the CPU. These are used for carrying out user program processes.

Table 3.5 CPU Internal Registers

| Register | Usage |
| :--- | :--- |
| A register | Used as a register for logic, integer, and double-length integer <br> operations. |
| F register | Used as a register for real number operations. |
| B register | Used for relay circuit operations |
| I register | Used as an index register (I). |
| J register | Used as an index register (d). |

### 3.3.4 Subscripts i and $\mathbf{j}$

Two types of registers, $i$ and $j$, are used exclusively for modifying a relay number or register number. $i$ and $j$ have the same function.
These subscripts are explained below with an example for each register data type.

## (1) When a Subscript is Attached to Bit Type Data

This will be equivalent to adding the value of $i$ or $j$ to the relay number. For example if $\mathrm{I}=2, \mathrm{MB} 000000 \mathrm{i}$ will be the same as MB000002. If $\mathrm{J}=27$, MB000000j will be the same as MB000001B.

(2) When a Subscript is Attached to Integer Type Data

This will be equivalent to adding the value of $i$ or $j$ to the register number. For example, if $\mathrm{I}=3$, MW00010i will be the same as MW00013. If $\mathrm{J}=30$, MW00001j will be the same as MW00031.

(3) When a Subscript is Attached to Double-Length Integer Type Data

This will be equivalent to adding the value of $i$ or $j$ to the register number. For example, if $I=1$, ML00000i will be the same as ML00001. ML00000j will be as follows when $J=0$ and $\mathrm{J}=1$. Be careful.

$$
\text { ML00000J when } J=0 \text { : }
$$ ML00000

| Upper word <br> MW00001 |
| :---: |
| Lower word <br> MW00000 |
| MW00002 |

```
ML00000J when J=1 :
ML00001
```

(4) When a Subscript is Attached to Real Number Type Data

This will be equivalent to adding the value of $i$ or $j$ to the register number. For example, if $I=1$, MF00000i will be the same as MF00001. MF00000j will be as follows when $\mathrm{J}=0$ and $\mathrm{J}=1$. Be careful

> MF00000J when $\mathrm{J}=0$ : MF00000
> MF00000J when $\mathrm{J}=1$ : MF00001

(5) Example of Program Using a Subscript

The program shown in Fig. 3.2 is one in which the total for 100 registers from MW00100 to MW00199 is set in MW00200 by the use of subscript $j$.

| Ү00000 <br> FOR J $=00000$ to 00099 by 00001 <br> - MW00200+MW00100j | $\Longrightarrow$ MW00200 |
| :--- | :--- |
| FEND |  |

Fig. 3.2 Example of Program Using a Subscript

### 3.3.5 Function VO and Function Registers

The inputs and outputs in a function referencing process correspond to the function registers as shown in Table 3.6. Refer to the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details.

Table 3.6 Correspondence between Function I/O's and Function Registers

| Function I/O | Function Register |
| :---: | :---: |
| Bit input | The bit number increases continuously from XB000000 in the order of bit input. (XB000000, XB000001, XB000002, ... , XB00000F) |
| Integer, doublelength integer, and real number inputs | The register number increases continuously from XW00001, XL00001, and XF00001 in the order of the integer-double-length integer-real number input. <br> (XW00001, XW00002, XW00003, ... , XW00016) <br> (XL00001, XL00003, XL00005, ... , XL00015) <br> (XF00001, XF00003, XF00005, ... ; XF00015) |
| Address input | The address input value corresponds to register No. 0 of the external register. (Input value $=$ MA00100 $:$ MW00100 $=$ AW00000, MW00101 = AW00001...) |
| Bit output | The bit number increases continuously from XB000000 in the order of bit output. (YB000000, YB000001, YB000002, ... , YB00000F) |
| Integer, doublelength integer, and real number outputs | The register number increases continuously from YW00001, YL00001, and YF00001 in the order of the integer, double-length integer, and real number output, respectively. <br> (YW00001, YW00002, YW00003, ... , YW00016) <br> (YL00001, YL00003, YL00005, ... , YL00015) <br> (YF00001, YF00003, YF00005, ... , YF00015) |



Fig. 3.3 Function Program

In the function program shown in Fig. 3.3, if
$" \vdash$ AW00000 + AW00001 $\Rightarrow$ AW00002" is written in the program inside the function, the operation:
" $\vdash$ MW01000 + MW01001 $\Rightarrow$ MW01002" is executed.
3.3.6 Programs and Register Referencing Ranges

(1) : The registers that can be used in common by the DWG's may be referenced from any drawing or function.
(2) : Registers that are unique to each drawing can only be referenced within that drawing.
(3) : Registers that are unique to each function can only be referenced within that function.
(4): The registers that can be used in common by the DWG's and the registers that are unique to each drawing may be referenced from a function by the use of the function external registers.

### 3.4.1 Symbol Management in the DWG's

All symbols used in the DWG are managed by the DWG symbol table shown in Fig. 3.7. Both registration of symbols on the symbol table and designation of register numbers can be performed on the symbol definition screen of the CP-717. Further, registration, deletion, and modification of symbols as well as designation or modification of register numbers can be done any time while a program is being prepared. A maximum of 200 symbols can be registered for a single drawing. Refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5) for the method of defining DWG symbol tables.

## When an unregistered symbol is used during program preparation...

Since only the symbol will be registered automatically in the DWG symbol table, the designation of the register number will become necessary after the program is prepared.

Table 3.7 DWG Symbol Table

| No. | Register No. | Symbol | Size * | Remarks |
| :---: | :--- | :---: | :---: | :---: |
| 0 | IB00000 | STARTPBL | 1 | The register number is a <br> hexadecimal expression. |
| 1 | OB00000 | STARTCOM | 1 | The register number is a <br> hexadecimal expression. |
| 2 | MW00000 | SPDMAS | 1 |  |
| 3 | MB000010 | WORK-DB | 16 |  |
| 4 | MW00010 | PIDDATA | 10 |  |
| 5 | MW00020 | LAUIN | 1 |  |
| 6 | MW00021 | LAUOUT | 1 |  |
| L |  |  |  |  |
| N |  |  |  |  |

- : If a program is prepared using such data configurations as arrays, index process data, etc., define the sizes used in the respective data configurations.
For example, if data is referenced as PIDDATA.i and i.takes on values in the range 0 to 9 , define the size as 10 .


### 3.4.2 Symbol Management in the Functions

The symbols used in the functions are all managed with the symbol table, shown in Table 3.8. The registration, deletion, and modification of a symbol and the designation and modification of a register number are carried out in the same manner as in the DWG's.

Table 3.8 Function Symbol Table

| No. | Register No. | Symbol | Size $^{*}$ | .$\quad$ Remarks |
| :---: | :--- | :--- | :---: | :--- |
| 0 | XB000000 | EXECOM | 1 |  |
| 1 | XW00001 | INPUT | 1 |  |
| 2 | AW00001 | P-GAIN | 1 |  |
| 3 | AB00000F | ERROR | 1 |  |
| 4 | YB0000000 | PIDEXE | 1 |  |
| 5 | YW00001 | PIDOUT | 1 |  |
| 6 | ZB000000 | WORKCOIL | 4 |  |
| 7 | ZW00001 | WORK1 | 1 |  |
| 8 | ZW00002 | WORK2 | 1 |  |
| $:$ |  |  |  |  |
| N |  |  |  |  |

*: If a program is prepared using such data configurations as arrays, index process data, etc., define the sizes used in the respective data configurations.
For example, if data is referenced as PIDDATA.i and i takes on values in the range 0 to 9 , define the size as 10 .

### 3.5 Upward Linking of Symbols and Automatic Number Allocation

### 3.5.1 Upward Linking of Symbols

The upward linking of symbols refers to the defining of symbols so that symbol names defined in drawings of different hierarchical rank can be used to reference the same register number. Ordinarily, a symbol that is defined for a certain DWG or function becomes unique to that DWG or function program and cannot be referenced by other DWG's or functions.
However, by using the upward linking function for symbols, a symbol defined in a parent drawing may be referenced by a child drawing as long as the drawings are process drawings of the same type. The upward linking of a symbol is set at the Symbol Definition screen of the CP-717. Refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5) for details concerning the setting method.

Table 3.9 Linkable Symbols and Symbol Table for Linking

| Symbol Symbol Table | Parent <br> drawing | Child <br> drawing | Grandchild <br> drawing |
| :--- | :---: | :---: | :---: |
| Symbols of a parent drawing | $\times$ | $\times$ | $\times$ |
| Symbols of a child drawing | 0 | $\times$ | $\times$ |
| Symbols of a grandchild drawing | 0 | 0 | $\times$ |
| Symbols inside a function | $\times$ | $\times$ | $\times$ |

$\bigcirc$ : Linkable $x$ : Not linkable

### 3.5.2 Automatic Register Number Allocation

Automatic register number allocation refers to the setting of the head register number and the automatic allocation of register numbers to symbols for which register numbers have not been assigned.
Setting automatic allocation of register numbers can be performed on the symbol definition screen of the CP-717. Refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5) for detailed procedures for setting them.

Table 3.10 Automatic Register Number Assignment

| DWG Symbol Table | Automatic Number | Function Symbol Table | Automatic Number |
| :---: | :---: | :---: | :---: |
| System register S | 0 | System register S | $\bigcirc$ |
| Input regiter | $\bigcirc$ | Input register | $\bigcirc$ |
| Output register 0 | $\bigcirc$ | Output register 0 | $\bigcirc$ |
| Data register M | $\bigcirc$ | Data register M | $\bigcirc$ |
| \# register . \# | $\bigcirc$ | \# register | $\bigcirc$ |
| C register $\quad$ C | $\bigcirc$ | C register C | $\bigcirc$ |
| D register D | 0 | D register D | $\bigcirc$ |
| - | - | Function input register X | $\times$ |
| - | - | Function output register Y | $\times$ |
| - | - | Function internal register Z | $\bigcirc$ |
|  | - | Function external register A | $\times$ |

$O$ : Automatic number allocation possible
$x$ : Automatic number allocation impossible

## 4 BASIC INSTRUCTIONS

All of the instructions that can be used with CP. 9200 SH are described in detail in this chapter.

## Arrangement of This Chapter

In this chapter, the description of each instruction is arranged in the following manner.
[Format] Description of the operands and the form of the operands of the instruction.
[Description] Description of the functions of the instruction.

## [Operation of the Register]

Shows the storage status of the CPU internal registers.
The registers shown in Table 4.1 are provided inside the CPU. These are used to perform user program processes.

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | O | $\times$ | O | O |

O: stored $\times$ : not stored * : indeterminate
(Stored or not stored depending on the case.)
A: A register, F: Fregister, B: B register, I:I register, J:J register
Table 4.1 CPU Internal Registers

| Register | Usage |
| :--- | :--- |
| A register | Used as a register for logic, integer, and double-length integer <br> operations. |
| F register | Used as a register for real number operations. |
| B register | Used for relay circuit operations |
| I register | Used as an index register (I). |
| J register | Used as an index register (J). |

[Example(s)] Describes an example or examples of a simple program that uses the instruction.

### 4.1 Instruction with [ ]

[Format] [Instruction]
[Description] A instruction with [] enables conditional execution according to the value of the immediately preceding B register.
The instruction within [] is only executed when the value of the $\mathbf{B}$ register is ON. [] can only be used for 1 instruction. A plurality of instructions cannot be enclosed in a single []. If [ ] is to be used for a plurality of instructions, attach [] to each instruction.

## [Operation of the Register]

When the B register is OFF:


O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
When the B register is ON :


O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
* : In accordance with the instruction within [].
[Example(s)] Example 1


Example 2


## Child Drawing Referencing Instruction

### 4.2 Program Control Instructions

### 4.2.1 Child Drawing Referencing Instruction (SEE)

[Format] . . SEE <Child drawing No. or grand-child drawing No.>
[Description]. The SEE instruction is used when referencing a child drawing from a parent drawing or when referencing a grandchild drawing from a child drawing. Referencing cannot be performed between drawings which differ in type. For example, "SEE H01" cannot be written inside DWG.L.
[Operation of the Register]


O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)]

```
SEE A01
```



### 4.2.2 FOR Structure Statement

[Format] $\quad\left[\begin{array}{l}\text { FOR V }=A \text { to } \mathrm{B} \text { by } \mathrm{C} \\ \text { Instruction sequence (processing program) } \\ \text { FEND }\end{array}\right.$
[Description] The instruction sequence surrounded by the FOR instruction and the corresponding FEND instruction is repeated by the designated number of times $\{\mathrm{N}=(\mathrm{B}-\mathrm{A}+1) / \mathrm{C}\}$. The variable V starts from initial value A and is incremented by $C$ on each repeated execution. The instruction sequence is ended when $V>B$. The following registers may be used for $\mathrm{V}, \mathrm{A}, \mathrm{B}$, and C .

V: Any registers of the integer type, any register of the integer type with subscript, and any subscript register (I, J).
A, B, C: Any registers of the integer type, any register of the integer type with subscript, any constant or any subscript register (I, J).
( $\mathrm{B}>\mathrm{A}>0, \mathrm{C}>0$ )


To the next instruction
Fig. 4.1 Execution Control by the FOR Structure Statement

## Depth of Structure Statements (Nesting)

The FOR, WHILE, and IF structure statements may contain other structure statements within themselves. This is called "nesting". A FOR, WHILE, or IF structure statement can each be nested up to 8 times. The maximum depth of a nested structure using FOR, WHILE, and IF statements is thus restricted to 24 nests.
[Operation of the Register]


O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The total for 100 registers, from MW00100 to MW00199, is stored in MW00200.

| -00000 <br> FOR J $=\mathbf{0 0 0 0 0}$ to $\mathbf{0 0 0 9 9}$ by $\mathbf{0 0 0 0 1}$ -MW00200+MW00100j FEND | $\Rightarrow$ MW002 |
| :---: | :---: |
|  |  |
|  | $\Longrightarrow$ MW00200 |

### 4.2.3 WHILE Structure Statement

WHILE
Instruction sequence 1 (judgment of repetition condition)
ON/OFF
Instruction sequence 2 (processing program)
WEND
[Description] The instruction sequence 2, between WHILE and WEND is executed repeatedly as long as the conditions defined by instruction sequence 1 and the ON (or OFF) instruction are satisfied. When the conditions are no longer satisfied, instruction sequence 2 is not executed and the program proceeds with the instruction next to WEND.
As shown in Fig. 4.2, the condition for execution of instruction sequence 2 is determined by the condition of the B register immediately preceding the ON (or OFF) instruction (ie. the results of instruction sequence 1).
If, for example, the condition for execution is found to be not satisfied as a result of the first execution of instruction sequence 1 , the program proceeds with the instruction next to WEND without executing the instruction sequence -

(a) WHILE-ON-WEND Structure Statement


To the next instruction
(b) WHILE-OFF-WEND Structure Statement

Fig. 4.2 Control of Execution by the WHILE Structure Statement

## Depth of Structure Statements (Nesting)

The FOR, WHILE, and IF structure statements may contain other structure statements within themselves. This is called "nesting". A FOR, WHILE, or IF structure statement can each be nested up to 8 times. The maximum depth of a nested structure using FOR, WHILE, and IF statements is thus restricted to 24 nests.

## NOTE

Write the program so that the condition part (instruction sequence 1) of the WEND structure statement will definitely be unsatisfied at some point. If the repetition is continued endlessly and the program cannot proceed out of the WHILE structure statement, the watchdog timer will be activated and the CPU will stop.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

4. BASIC INSTRUCTIONS
[Example(s)] The total for 100 registers, from MW00100 to MW00199, is stored in MW00200.
```
\vdash00000 =>I
=>H100200
VHILE
H}<0010
ON
FHT00200 + MF00100i
FI + 00001
=>HT00200
|I
IEND
```


## NOTE

Place an N.O. contact instruction ( $-1-$ ) if an ON (or OFF) instruction is to be used after a coil instruction.


### 4.2.4 IF Structure Statement

The IF structure statement can take one of two formats depending on whether or not an exclusive condition exists. Although the two formats are described separately below, there are no essential differences between these two.

## (1) IF Structure Statement-1

[Format] $\quad \therefore$ [ IFON/IFOFF
Instruction sequence (processing program)
IEND
[Description] . When the IFON instruction is Used
The instruction sequence between IFON and IEND will be executed if the current value of the $B$ register is $O N$ and will not be executed if the current value of the $B$ register is OFF.

When the IFOFF Instruction is Used
The instruction sequence between IFON and IEND will be executed if the current value of the $B$ register is OFF and will not be executed if the current value of the $B$ register is $O N$. The process flows are shown in Fig. 4.3.


To the next instruction
(a) IFON-IEND

Structure Statement


To the next instruction
(b) IFOFF-IEND Structure Statement

Fig. 4.3 Execution Control by the IF-Structure Statement (1)
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

$O$ : stored $\times$ : not stored
: indeterminate
(Stored or not stored depending on the case.)
[Example(s)] If MB000108 is ON, the contents of MW00021 are set to 0 .
$\left[\begin{array}{|lll|}\substack{\text { IFONOOO108 } \\ \text { IOOOOO } \\ \text { IEND }} \\ \hline\end{array}\right.$
(2) IF Structure Statement - 2
[Format]
IFON/IFOFF
Instruction sequence - 1
ELSE
Instruction sequence - 2
IEND
[Description] When the IFON Instruction is Used:
If the current value of the $B$ register is $O N$, only instruction sequence 1 will be executed and instruction sequence 2 will not be executed. If the current value of the $B$ register is OFF, only instruction sequence 2 will be executed and instruction sequence 1 will not be executed.

When the IFOFF Instruction is Used:
If the current value of the $B$ register is OFF, only instruction sequence 1 will be executed and instruction sequence 2 will not be executed. If the current value of the $B$ register is $O N$, only instruction sequence 2 will be executed and instruction sequence 1 will not be executed.
The process flows are shown in Fig. 4.4.

(a) IFON-ELSE-IEND Structure Statement

(b) IFOFF-ELSE-IEND Structure Statement

Fig. 4.4 Execution Control by the IF Structure Statement (2)

## Depth of Structure Statements (Nesting)

The FOR, WHILE, and IF structure statements may contain other structure statements within themselves. This is called "nesting." A FOR, WHILE, or IF structure statement can each be nested up to 8 times. The maximum depth of a nested structure using FOR, WHILE, and IF statements is thus restricted to 24 nests.
[Operation of the Register]


O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The contents of MW00011 are set to 0 if MW00010 contains a positive number and to 1 if MW00010 contains a negative number.

|  | - WT00010 $\geqq 00000$ |  |
| :---: | :---: | :---: |
|  | IFON |  |
|  | -00000 | $\Rightarrow 1400011$ |
|  | ELSE |  |
|  | -00001 | $\Rightarrow$ [100011 |
|  | IEND |  |

IF Structure Statement
Function Referencing Instruction (FSTART)

## NOTE

Place an N.O. contact instructiond $1-$ )if an IFON (or IFOFF) instruction is to be used after a coil instruction.


### 4.2.5 Function Referencing Instruction (FSTART)

[Format] . FSTART
[Description]. The FSTART instruction is used to reference an user function or a system function from a parent drawing, child drawing, or user function. The function definition of the referenced user function must be prepared in advance. System functions do not have to be defined by the user since they are already defined by the system.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

$O$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)


## [Additional Note]

When "FSTART Enter " is input at the CP-717, the graphic display of the functions is displayed and the input of the function name is prompted. The "FSTART" instruction itself will not be displayed on the screen. Refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5) for details on the input method.

### 4.2.6 Function Input Instruction (FIN)

[Format] FIN
[Description] The FIN instruction is used to store input data into a function input register. The forms of data input into a function register are shown in Table 4.2.

Table 4.2 Function Input Data Forms

| Input Data Form | Input Designation* | Description |
| :---: | :---: | :---: |
| Bit input | B-VAL | Designates the output to be of a bit type. <br> Usually, the $-1 \vdash$ instruction or the $-\bigvee$-instruction is used to reference the function. <br> The bit data become the input to the function. |
| Integer type input | I-VAL | Designates the input to be of an integer type. <br> Usually, the $\vdash$ instruction is used to reference the function. <br> The contents (integer data) of the register number designated with the $\vdash$ instruction become the input to the function. |
|  | I-REG | Designates the input to be the contents of an integer type register. The number of the integer type register is designated when referencing the function. The $\vdash$ instruction is not necessary. <br> The contents (integer data) of the register with the designated number become the input to the function. |
| Double-length integer type input | L-VAL | Designates the input to be of a double-length integer type. <br> Usually, the $\vdash$ instruction is used to reference the function. <br> The contents (double-length integer data) of the register with the number designated with the - instruction become the input to the function. |
|  | L-REG | Designates the input to be the contents of a double-length integer type register. <br> The number of the double-length integer type register is designated when referencing the function. The $\vdash$-instruction is not necessary. The contents (double-length integer data) of the register with the designated number become the input to the function. |
| Real number type input | F-VAL | Designates the input to be of a real number type. <br> Usually, the 1 instruction is used to reference the function. <br> The contents (real number data) of the register with the number designated with the $\mathbb{-}$-instruction become the input to the function. |
|  | F-REG | Designates the input to be the contents of a real number type register. The number of the real number type register is designated when referencing the function. The $\Vdash$ - instruction is not necessary. The contents (real number data) of the register with the designated number become the input to the function. |
| Address input |  | Hands over the address of the designated register (an arbitrary integer register) to the function. Only 1 input is allowed in the case of a user function. |

[^1][Operation of the Register]

| A | $\mathbf{F}$ | $\mathbf{B}$ | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | O | O | O |

$O$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)


## [Additional Note]

The graphic display of function inputs is displayed when "FIN Enter " is input at the CP-717 after designating the data. The "FIN" instruction itself will not be displayed on the screen. Refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5) for details on the input method.

## NOTE

It is recommended that I-REG, L-REG, or F-REG be used if the I/O data are not of a bit type.

### 4.2.7. Function Output Instruction (FOUT)

## [Format] FOUT

[Description] The FOUT instruction is used to take out the contents of a function output register as output data of the function. The forms of data output from a function are shown in Table 4.3.

Table 4.3 Function Output Data Forms

| Output Data Form | Output Designation* | Description |
| :---: | :---: | :---: |
| Bit output | . B-VAL | Designates the output to be of a bit type. Usually, the -O- instruction is used to reference the function. The output data (bit data) are stored in the register with the number designated with the $\qquad$ instruction. |
| Integer type output | I-VAL | Designates the output to be of a Integer type. Usually, the $\Rightarrow$ instruction is used reference the function. The output data (integer data) are stored in the register with the number designated with the $\Rightarrow$ instruction. |
|  | I-REG | Designates the output to be the contents of an integer type register. <br> The number of the integer type register is designated when referencing the function. <br> The $\Rightarrow$ instruction is not necessary. <br> The output data (integer data) are stored in the register with the designated number. |
| Double-length integer , type output | L-VAL | Designates the output to be of a double-length integer type. Usually, the $\Rightarrow$ instruction is used to reference a function. The output data (double-length integer data) are stored in the register with the number designated with the $\Rightarrow$ instruction. |
|  | L-REG | Designates the output to be the contents of a double-length integer type register. <br> The number of the double-length integer type register is designated when referencing the function. The $\Rightarrow$ instruction is not necessary. The output data (double-length data) are stored in the register with the designated number. |
| Real number type output | F-VAL | Designates the output to be of a real number type. <br> Usually, the $\Rightarrow$ instruction is used to reference a function. The output data (real number data) are stored in the register with the number designated with the $\Rightarrow$ instruction. |
|  | - F-REG | Designates the output to be the contents of a real number type register. The number of the real number type register is designated when referencing the function. <br> The $\Rightarrow$ instruction is not necessary. The output data (real number data) are stored in the register with the designated number. |

[^2]
## [Operation of the Register]

|  | A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B-VAL | $\bigcirc$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ |
| I-VAL | $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| I-REG | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| L-VAL | $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| L-REG | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| F-VAL | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| F-REG | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

$O$ : stored $x:$ not stored

* : indeterminate
(Stored or not stored depending on the case.)

The graphic display of function outputs is displayed when "FOUT Enter is input at the CP-717 after designating the data. The "FOUT" instruction itself will not be displayed on the screen. Refer to the Control Pack CP-717 Operation Manual (SIE-C877-17.4, -17.5) for details.
[Example(s)]


Table 4.4 shows the function I/O data defined by function definition in the program example above.

Table 4.4 Function VO Data Forms

| Input Data | Data Form |
| :--- | :--- |
| INPUT-1 | B - VAL |
| INPUT-2 | I - REG |
| INPUT-3 | B - VAL |
| INPUT-4 | L - REG |$\quad$| Output Data | Data Form |
| :--- | :--- |
| OUTPUT-1 | B - VAL |
| OUTPUT-2 | I - REG |
| OUTPUT-3 | B - VAL |
| OUTPUT-4 | L - REG |

## NOTE

It is recommended that I-REG, L-REG, or F-REG be used if the I/O data are not of a bit type.

Table 4.5 shows the correspondence relationships between the I/O data and the function I/O registers when the I/O data are referenced within the main body of the function.

Table 4.5 VO Correspondence Relationships

| Input Data | Referencing within the Main <br> Body of the Function |  | Output Data |
| :--- | :--- | :--- | :--- |
|  | Function Input <br> Register | Function Output <br> Register |  |
| B register (=MB000000) | XB000000 |  |  |
| IW0010 | XW00001 |  |  |
| B Register (=MB000001) | XB000001 |  |  |
| ML00011 | XL00002 |  |  |
| MW00100 | AW00000 |  |  |
| MW00101 | AW00001 |  |  |
| ML00102 | AW00002 |  |  |
| MB001040 | AB000040 |  |  |
|  | $:$ |  |  |
|  |  | YB000000 | B Register (=OB00000) |
|  |  | YW00001 | MW00200 |
|  |  | YB000001 | B Register (=MB000021) |
|  |  | YW00002 | ML00201 |

## Comment Instruction (COMMENT)

### 4.2.8 Comment Instruction (COMMENT)

Comments can be written at any position in the DWG program or user function program. Alphanumeric characters may be used for comments.
[Format] "character string"
[Description] The character string enclosed with " " is treated as a comment. Since this is merely a comment, it is not executed as an instruction. Be aware that it becomes the target of the number of steps in the user program.
A character string of 12 characters will be equivalent to 1 step ( 1 basic instruction).
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | J |
| :--- | :--- | :--- | :--- | :--- |
| O | O | O | O | O |

## NOTE

Do not prepare a program that there is a comment instruction in the middle of branching in a series of sequence instruction groups.
<Example 1>


Wrong
$\downarrow$


Correct
<Example 2>


In the diagram above, do not insert a comment instruction at (1).

<Example 3> Do not prepare a program that there is a comment instruction between contact instructions.


## Expantion Program Execution Instruction (XCALL)

### 4.2.9 Expansion Program Execution Instruction (XCALL)

[Format] XCALL <type of expansion program>
[Description] The XCALL instruction is used to execute an expasnsion program.
Expansion programs refer to the table format programs. There are 4 types of table format programs as shown in Table 4.6. With the CP-9200SH, these expansion programs are converted into ladder programs for execution. A converted ladder program is executed with the XCALL instruction. Although a plurality of XCALL instructions may be used in one drawing, the same expansion program cannot be called more than once.

Table 4.6 Types of Expansion Programs

| Symbol | Program Type |
| :--- | :--- |
| MCTBL | Constant table (M register) |
| IOTBL | I/O conversion table |
| ILKTBL | Interlock table |
| ASMTBL | Parts composition table |

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | $*$ | O | $*$ | $*$ |

O: stored $\times$ : not stored - : indeterminate (Stored or not stored depending on the case.)
[Example(s)] XCALL ILKTBL


### 4.3 Direct I/O Instructions

The direct $\mathrm{I} / \mathrm{O}$ instructions are used to execute inputs and outputs in an user program independent of the system I/O (batch input/batch output). An input or output is carried out at the point of execution of the direct I/O instruction. The subsequent instruction is not executed until the I/O operation has been completed.

### 4.3.1 Continuous Execution Type Direct Input Instruction (INS)

[Format] [Parameter/head address of the data table]
INS $\left[\begin{array}{l}\text { Register address (except for \#/C) } \\ \text { Register address (except for \#/C) with subscript }\end{array}\right]$
[Description] The INS instruction conforming to previously set parameter table contents, continuously performs direct input to a single module. The only modules that can apply direct input are the LIO-01/2000IO. If no error at all occurs, B register is OFF. If an error occurred in even a single word, B register turns ON. During operation, interruption by the system is prohibited.

Table 4.7 INS Instruction Parameter/Data Table

$\left.$| ADR | Type | Symbol | Name |  | Specifications |
| :---: | :---: | :---: | :--- | :--- | :--- | | Input |
| :---: |
| or |
| output | \right\rvert\,

* Method of RSSEL and MDSEL Settings
(1) RSSEL

Designates the rack/slot where the target module is mounted.
Hexadecimal expression: xxyyH $x x=$ rack number $\quad\left(01_{H} \leqq x x \leqq 04_{H}\right)$ $\mathrm{yy}=$ slot number $\quad\left(00_{\mathrm{H}} \leqq \mathrm{yy} \leqq 0 \mathrm{D}_{\mathrm{H}}\right)$
However, designate the mounting rack/slot as:
LIO-01: Mounting rack/slot number on LIO-01 itself
2000IO: Mounting rack/slot number on 20001OIF module connected to the target 200010 rack
(2) MDSEL

For the LIO-01: Designate the input data offset for the internal LO-01 module.
For the 200010: Designates the rack number/slot number/input module type in the 200010 rack of the target module.

a: Input module type
b: Rack number ( $1 \leqq \mathrm{~b} \leqq 4$ )
c: Slot number ( $1 \leqq \mathrm{c} \leqq 9$ )
d: Data offset ( $0 \leqq \mathrm{~d} \leqq 7$ )

0 : Discrete input module
1: Register input module

Designation of RSSEL and MDSEL in a system configuration shown below is explained in ex (1) to ex (6).

ex (1) LIO-01 (RACK1/SLOT9) First word is input RSSEL $=0109 \mathrm{H}$

MDSEL=0
ex (2) LIO-01 (RACK2/SLOT2) Second word is output RSSEL $=0202 \mathrm{H}$ MDSEL=1
ex (3) B2501 (Discrete input) (RACK1/SLOT6) connected to 2000IOIF (RACK2/SLOT11) First word is input RSSEL $=020 \mathrm{BH}$ MDSEL $=0160 \mathrm{H}$
ex (4) B2701 (Register input) (RACK2/SLOT5) connected to 2000IOIF (RACK2/SLOT11) Fourth word is input RSSEL=020BH MDSEL=1254H
ex (5) B2500 (Discrete output) (RACK1/SLOT5) connected to 2000IOIF (RACK2/SLOT11) First word is input
RSSEL $=020 \mathrm{BH} \quad$ MDSEL $=0150 \mathrm{H}$
ex (6) B2700 (Register output) (RACK2/SLOT4) connected to 2000IOIF (RACK2/SLOT11) . Seventh word is input RSSEL $=020 \mathrm{BH} \quad$ MDSEL $=1247 \mathrm{H}$
[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | $\times$ | O | O |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] ${ }^{\prime}$ Data input from LIO mounted at rack 2, slot 4.

| $\mid \vdash \mathrm{H} 0204$ |  |
| :--- | :--- |
| $\vdash 0$ | $\Rightarrow$ MW00100 |
| $\vdash 1$ |  |
|  | $\Rightarrow$ MW00101 |
| INS MA00100 |  |

[^3]
### 4.3.2 Continuous Execution Type Direct Output Instruction (OUTS)

[Format] [Parameter/head address of the data table]
OUTS $\left[\begin{array}{l}\text { Register address (except for \#/C) } \\ \text { Register address (except for \#/C) with subscript }\end{array}\right]$
[Description] The OUTS instruction conforming to previously set parameter table contents, continuously performs direct output to a single module. The only module that can apply direct output is the $\mathrm{LIO}-01 / 2000 \mathrm{IO}$. If no error at all occurs, B register is OFF. If an error occurred in even a single word, B register turns ON. During operation, interruption by the system is prohibited.

Table 4.8 OUTS Instruction Parameter/Data Table

| ADR | Type | Symbol | Name | Specifications | Input <br> or <br> Output |  |
| :---: | :---: | :---: | :--- | :--- | :--- | :---: |
| 0 | W | RSSEL | Module designation 1 | Designation of module for performing output | IN |  |
| 1 | W | MDSEL | Module designation 2 | (The details are described (1) and (2) below.) | IN |  |
| 2 | W | STS | Status | Status for each word output with bit response | OUT |  |
| 3 | W | N | Number of words | Designation of number of continuous output words | IN |  |
| 4 | W | OD1 | Output data 1 | Setting output data | IN |  |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  |  | $\vdots$ |
| $\mathrm{N}+3$ | W | ODN | Output data N |  | IN |  |

* Method of setting RSSEL and MDSEL is the same as for INS.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate (Stored or not stored depending on the case.)
[Example(s)] Two words output to LIO-01 mounted at rack 3, slot 10.

| $\vdash$ H030A | $\Rightarrow$ MW00200 |
| :--- | :--- |
| $\vdash 0$ | $\Rightarrow$ MW00201 |
| $\vdash 2$ | $\Rightarrow$ MW00203 |
| $\quad$Output data 1 <br> $\vdash$ xxxxx |  |
| $\quad$Output data 2 <br> $\vdash$ yyyyy | $\Rightarrow$ MW00204 |
| $\quad$ OUTS MA00200 |  |

## N.O. Contact Instruction (-Њト)

### 4.4 Sequence Circuit Instructions

The circuit elements shown in Table 4.9 are used in combination to prepare sequence circuits.
Table 4.9 Sequence Circuit Elements

4.4.1 N.O. Contact Instruction ( $-1 \mid$ )
[Format]

[Description] The N.O. contact instruction sets the status of the B register to ON if the value of t referenced register is $1(O N)$ and to OFF if the value of the referenced register is (OFF).
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | O | $\times$ | $O$ | $O$ |

O: stored $\times$ : not stored * : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] When MB000100 becomes ON, MB000101 becomes ON.


### 1.4.2 N.C. Contact instruction ( $-n-$ )

[Format] [Any bit type register
Any bit type register
with subscript

[Description] The N.C. contact instruction sets the status of the B register to OFF if the value of the referenced register is $1(O N)$ and to $O N$ if the value of the referenced register is 0 (OFF).
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | $\times$ | O | O |

$O$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Examples)] When MB 000100 becomes ON, MB000101 becomes OFF.



### 4.4.3 Coil Instruction ( - - $)$

[Format]
$\left[\begin{array}{l}\text { Any bit type register } \\ \text { (except for \# and C registers) } \\ \text { Any bit type register with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The coil instruction sets the status of the referenced register to $1(\mathrm{ON})$ if the status of the immediately preceding B register is ON and to 0 (OFF) if the status of the immediately preceding $B$ register is OFF.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | $\times$ | O | O |

$O$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Examples)] When MB 000100 becomes ON, MB 000101 becomes ON.



### 4.4.4 Set Coil / Reset Coil linstruction ( $-[\mathrm{S} H /-[\mathrm{R} H)$

[Format]
Set Any bit type register coil (except for \# and C registers) Any bit type register with subscript (except for \# and C registers) $\longrightarrow$ [S]

Reset Any bit type register coil (except for \# and C registers) Any bit type register with subscript (except for \# and C registers)

The set coil instruction turns the output ON when execution conditions are satisfie and maintains that ON status. Conversely, the reset coil instruction turns the outp OFF when execution conditions are satisfied, and maintains that OFF status.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | $\times$ | O | O |

: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] .
<Example 1> Case where the same output destination is designated multiple times.

(1) When OB00000 is OFF, with the "set coil" instruction, OB00000 turns ON.
(2) When OB00000 is ON, with the "reset coil" instruction, OB00000turns
<Example 2> When all execution conditions are ON.


This part of the program is processed assuming OB00000 is ON.

OB00000 is processed as OFF.

OB00000 is processed as ON.

During operation processing, the contents of the output are rewritten with each step.
In the above case, OBOO000 is ultimately ON.

### 4.4.5 Rising Pulse Instruction ( - F- )

[Format] [Any bit type register (except for \# and C registers) Any bit type register with subscript (except for \# and C registers)]

[Description] With the rising pulse instruction, when the status of the immediately preceding B register changes from OFF to ON, the status of the B register turns ON and stays ON during one scan. The designated register is used for storage of the previous value of the B register.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| O | O | $\times$ | O | O |

$\bigcirc$ : stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] When IB00001 turns ON from OFF, MB000101 turns ON and stays ON during 1 scan. MB000100 is used to store the previous value of IB00001.


| Rising Pulse Instruction (-F:) |
| :--- |
| Falling Pulse Instruction (-T) |

Table 4.10 Register Status with Rising Pulse Instruction

| Input |  | Result |  |
| :---: | :---: | :---: | :---: |
| IB00001 | MB000100 | MB000100 |  |
|  | (Previous value of IB00001) | (IB00001 stored) | MB000101 |
|  | OFF | OFF | OFF |
| OFF | ON | OFF | OFF |
| ON | ONA | ON | ON |
| ON | ON | ON | OFF |

## NOTE

In the above example, the instruction is used not for rise detection of MB000100 b is used for rise detection of IB00001. MB000100 is used only for storing the previo value of IB00001.
Please be careful not to make a mistake.

### 4.4.6 Falling Pulse Instruction (-7-).

[Format] $\quad\left[\begin{array}{l}\text { Any bit type register (except for \# and C registers) } \\ \text { Any bit type register with subscript (except for \# and C registers) }\end{array}\right]$

[Description] With the falling pulse instruction, when the status of the immediately preceding B register changes from ON to OFF, the status of the B register turns ON and stays ON during 1 scan. The designated register is used for storage of the previous value of the $B$ register.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | X | O | O |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] When IB00001 turns OFF, MB000101 turns ON and stays ON during 1 scan. MB000100 is used to store the previous value of IB00001.


Table 4.11 Register Status with Falling Pulse Instruction

| Input |  | Result |  |
| :---: | :---: | :---: | :---: |
|  | MB000100 | MB000100 |  |
| IB00001 | (Previous value of IB00001) | (IB00001 stored) | MB000101 |
| OFF | OFF | OFF | OFF |
| \% D/EF | 2ntrux WQ | OPI | \% 2 N |
| ON | OFF | ON | OFF |
| ON | ON | ON | OFF |

## NOTE

In the above example, the instruction is used not for fall detection of MB000100 but is used for fall detection of IB00001. MB000100 is used only for storing the previous value of IB00001.
Please be careful not to make a mistake:

### 4.4.7 On-delay Timer Instruction: unit of measurement=0.01 seconds ( $\uparrow$ ' $\vdash$ )

[Format] - $\dagger$ 'Set value Count value $\}$
Set value : constant, any integer type register, or any integer type register with subscript ( 0 to $655.35 \mathrm{sec}:$ in 0.01 sec unit)
Count value: any integer type register (except for \# and C registers), any integer type register with subscript (except for \# and C registers)
[Description] With the on-delay timer instruction, the time is counted while the status of the immediately preceding $B$ register is ON. The status of the B register becomes ON when "Count value $=$ Set value".
The timer operation is stopped when the status of the immediately preceding B register becomes OFF in the middle of counting. When the B register turns ON again, the counting is started from the beginning ( 0.00 s ).
A value equal to the actual counted time $\times 100$ is stored in the count register. The on-delay timer instruction ( $-1 \vdash$ ) counts when the instruction is executed. Thus, exercise caution when using it in IF, WHILE, or FOR statement.

## (1) When used in IF structure statement.



In the above example, when MB000000 is OFF, the instruction of timer (1) is not executed, accordingly time is not counted. The time operation remains stopped.
(2) When used in WHILE structure statement


In the above example, since instruction sequence (1) is executed 100 times ( 0 ) $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 16 $X$ scan time set value, so time is counted faster than real time.
(3) When used in FOR structure statement


In the above example; since instruction sequence (1) is executed 100 times ( $0 \leqq$ $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 1C $X$ scan time set value, so time is counted faster than real time.
[Operation of the Register]

| $\mathbf{A}$ | F | $\mathbf{B}$ | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | x | O | O |

- : stored $\times$ : not stored
* : indeterminate
(Stored or not stored depending on the case.)


Off-delay Timer Instruction: unit of measurement=0.01 seconds ( $-\uparrow \downarrow$ )
[Format] - S Set value Count value $\left.{ }^{\top}\right\}$
Set value : constant, any integer type register, or any integer type register with subscript ( 0 to 655.35 sec : in 0.01 sec unit)
Count value: any integer type register (except for \# and C registers), any integer type register with subscript (except for \# and C registers)
[Description] With the off-delay timer instruction, the time is counted while the status of the immediately preceding B register is OFF. The status of the B register becomes OFF when "Count value $=$ Set value".
The timer operation is stopped when the status of the immediately preceding B register becomes ON in the middle of counting. When the B register turns OFF again, the counting is started from the beginning ( 0.00 s ).
A value equal to the actual counted time $\times 100$ is stored in the count register.
With the off-delay timer instruction, the time is counted when the instruction is executed. 'Therefore, pay attention when using the off-delay instruction in IF, WHILE, and FOR structure statement.
(1) When used in IF structure statement


In the above example, when MB000000 is OFF, the instruction of timer (1) is not executed, time is not counted. The timer operation remains stopped.
(2) When used in WHILE structune statement.


In the above example, since instruction sequence (1) is executed 100 times $(0 \leqq I$ $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 100 $X$ scan time set value, so time is counted faster than real time.
(3) When used in FOR structure statement


In the above example, since instruction sequence (1) is executed 100 times $(0 \leqq I$ $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 100 $X$ scan time set value, so time is counted faster than real time.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $O$ | $O$ | $\times$ | $O$ | $O$ |

$\bigcirc$ : stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)]



## NOTE

In the above example, MW00011 functions as the count register of the timer. B sure to set an unused register for the count register so that an overlap will nd occur.

## .4.9 On-delay Timer Instruction: unit of measurement=1 second ( $f^{s} \vdash$ )

[Format] $-[$ s'Set value Count value $\}$
Set value : constant, any integer type register, or any integer type register with subscript ( 0 to 65535 sec : in 1 sec unit)
Count value: any integer type register (except for \# and C registers), any integer type register with subscript (except for \# and C registers)
[Description] With the on-delay timer instruction, the time is counted while the status of the immediately preceding B register is ON. The status of the B register becomes ON when "Count value $=$ Set value".
The timer operation is stopped when the status of the immediately preceding B register becomes OFF in the middle of counting. When the B register turns ON again, the counting is started from the beginning ( 0 s ).
A value equal to the actual counted time $\times 1$ is stored in the count register.
With the off-delay timer instruction, the time is counted when the instruction is executed. Therefore, pay attention when using the on-day instruction in IF, WHILE, and FOR structure statement.
(1) When used in IF structure statement


In the above example, when MB000000 is OFF, the instruction of timer (1) is not executed, time is not counted. The timer operation remains stopped.
(2) When used in WHILE structure statement.


In the above example, since instruction sequence (1) is executed 100 times ( $0 \leqq I$ $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 100 $X$ scan time set value, so time is counted faster than real time.
(3) When used in FOR structure statement.


In the above example, since instruction sequence (1) is executed 100 times ( $0 \leqq \mathrm{I}$ $\leq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 100 $\bar{X}$ scan time set value, so time is counted faster than real time.

## On-delay Timer Instruction: unit of measurement=1 second ( $\left.\AA^{5} \vdash\right)$

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | X | O | O |

$\bigcirc$ : stored $\times$ : not stored * : indeterminate
(Stored or not stored depending on the case.)
[Example(s)]


## NOTE

In the above example, MW00011 functions as the count register of the timer. B6 sure to set an unused register for the count register so that an overlap will no occur.

Off-delay Timer Instruction: unit of measurement=1 second ( $\dagger^{\mathrm{s}} ⺊$ )
[Format] $\left\lceil\right.$ Set value Count value ${ }^{\text {s }\}}$
Set value : constant, any integer type register, or any integer type register with subscript ( 0 to 65535 sec : in 1 sec unit)
Count value: any integer type register (except for \# and C registers), any integer type register with subscript (except for \# and C registers)
[Description] With the off-delay timer instruction, the time is counted while the status of the immediately preceding $B$ register is OFF. The status of the B register becomes OFF when "Count value $=$ Set value".
The timer operation is stopped when the status of the immediately preceding $\mathbf{B}$ register becomes ON in the middle of counting. When the B register turns OFF again, the counting is started from the beginning ( 0 s ).
A value equal to the actual counted time $X 1$ is stored in the count register.
With the on-delay timer instruction, the time is counted when the instruction is executed. Therefore, pay attention when using the on-delay instruction in IF, WHILE, and FOR structure statement.
(1) When used in IF structure statement.


In the above example, when MB000000 is OFF, the instruction of timer (1) is not executed, time is not counted. The timer operation remains stopped.
(2) When used in WHILE structure statement.


In the above example, since instruction sequence (1) is executed 100 times ( $0 \leqq \mathrm{I}$ $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 100 $X$ scan time set value, so time is counted faster than real time.
(3) When used in FOR structure statement


In the above example, since instruction sequence (1) is executed 100 times ( $0 \leqq \mathrm{I}$ $\leqq 99$ ), the timer (1) is also executed 100 times. Thus, the time is counted for 100 $X$ scan time set value, so time is counted faster than real time.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | O | $\times$ | O | O |

$\bigcirc$ : stored $\times$ : not stored * : indeterminate
(Stored or not stored depending on the case.)

## [Example(s)]



## NOTE

In the above example, MW00011 functions as the count register of the timer. sure to set an unused register for the count register so that an overlap will nh occur.

## Examples of Relay Circuit Combinations

## Example of a Series Circuit

In the example below, relays are connected in series and their logical product is output to a coil.


Examples of Branched and Parallel Circuits
The branch indication element is used to branch the contents of the B register to several parts. The parallel connection indication element is used to determine the logical sum (OR) of a plurality of relays.
In the examples below, relays are connected in series and in parallel and the result is output to a coil or to coils.
(Example 1) Simple example of branching and parallel connection

(Example 2) Example in which several branches and parallel connections are used


## Example of a Sequence Circuit with Subscript

A relay number may be used with a subscript.
In the example below, the logical product (AND) of relays MB000000 to MB00000F is determined and set in MB000010.


AND Instruction

### 4.5 Logical Operation Instructions

The AND $(\wedge)$, OR $(\vee)$, and XOR $(\oplus)$ instructions are available as logical operation instructions.

### 4.5.1 AND instruction

[Format] $\wedge$ Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript Subscript register Constant
[Description] The AND instruction outputs the logical product (AND) of the immediately preceding A register and the designated register to the $A$ register.

1-bit Truth Table for the Logical Product (AND : A $\wedge B=C$ )

| $A$ | $B$ | $C$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

[Operation of the Register]

| $\mathbf{A}$ | F | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $O$ |

$O$ : stored $x$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The logical product of MW00100 and a constant is stored in MW00101.

$$
\underset{(H 1234)}{-\mathrm{MW} 00100} \underset{(\mathrm{H} 00 \mathrm{FF})}{\mathrm{H} 00 \mathrm{HF}} \quad \Longrightarrow \underset{(\mathrm{H} 0034)}{\mathrm{MW00101}}
$$

## .5.2 OR Instruction

[Format] $\vee$ [Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript
Subscript register
Constant
[Description] The OR instruction outputs the logical sum (OR) of the immediately preceding A register and the designated register to the A register.
1-bit Truth Table for the Logical Sum (OR : A $\vee B=C$ )

| A | B | C |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| X | O | O | O | O |

$O$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The logical sum of MW00100 and a constant is stored in MW00101.

| $\underset{\text { (H1234) }}{-\underset{(H 00 F F}{\text { MW0 }}}$ | $\Longrightarrow \underset{(H 12 F F)}{\text { MW0101 }}$ |
| :---: | :---: |

### 4.5.3 XOR Instruction

[Format] $\quad \oplus$ [Any integer type register
Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript Subscript register Constant
[Description] The XOR instruction outputs the exclusive logical sum (XOR) of the immediately preceding A register and the designated register to the A register.
1-bit Truth Table for the Exclusive Logical Sum (XOR : A $\oplus$ B $=C$ )

| A | B | C |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $O$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The exclusive logical sum of MW00100 and a constant is stored in MW00101.

| MW00100 |
| :---: | :---: | :---: |
| $(\mathrm{H} 5555)$ |$\underset{(\mathbf{H . 0 0 F F})}{\mathbf{H . 0 0 F F}} \quad \Longrightarrow \underset{\text { (H55AA) }}{\text { MW00101 }}$

### 4.6 Numerical Operation Instructions

Data types include the integer type, the double-length integer type, and the real number type. Refer the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details.

### 4.6.1 Integer Type Entry Instruction

$\left.\left.\begin{array}{cc}{[\text { Format] }} & \vdash\end{array}\right] \begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register with subscript } \\ \text { Any double-length integer type register } \\ \text { Any double-length integer type register with subscript } \\ \text { Subscript register } \\ \text { Constant }\end{array}\right]$
[Description] The integer type entry instruction enters data into the A register and starts an integ type operation. There on after, real number type data cannot be used until a real numb type entry instruction appears.

## [Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | $\bigcirc$ | $O$ | $\bigcirc$ | $\bigcirc$ |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The contents of MW00100 are entered in the A register. MW00100

The contents of ML00100 are entered in the A register.
$\square$

- MLO0100

| $\vdash \underset{(01234)}{\text { MW00100 }}$ | $\Longrightarrow \underset{(01234)}{\text { MW00200 }}$ |
| :---: | :---: |
| $: \underset{(00001)}{\text { - MW01 }}$ | $\Longrightarrow \underset{(00001)}{M W 0020}$ |
| $\underset{(66770)}{\text { ML00100 }}$ | $\Rightarrow \underset{(66770)}{M L 00200}$ |

ML00100 $=66770$ Lower 16 bits : MW00100 $=01234=$ H04D2
Upper 16 bits: $\mathrm{MW} 00101=00001=\mathrm{H} 0001$

Real Number Type Entry Instruction ( $\mathbb{F}$ )
[Format] $\mathbb{H}$ [ Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript Subscript register
Constant
[Description] The real number type entry instruction enters data into the F register and starts a real number type operation. The series of operations beginning with a real number type entry instruction can be programmed using integer, double-length integer, and real number type registers. When an integer or double-length integer type register is designated for a real number type entry instruction, the data is automatically converted to a real number type data upon execution.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\times$ | O | O | O |

O: stored $X$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The content of DF00200 are entered in the F register.

## If DF00200

The integer type data in DW00100 are converted to real number type data and then stored in the F register.
IF-DW00100
The double-length integer type data in DL00100 are converted to real number type data and then stored in the F register.
IF DL00100

| $\begin{gathered} \text { II- DW00000 } \\ (00001) \end{gathered}$ | $\Longrightarrow \underset{(1.0 \mathrm{E}+\mathbf{0 0})}{\text { DF00010 }}$ |
| :---: | :---: |
| I- DL00001 | $\Longrightarrow \underset{(1.234567 \mathrm{E}+06)}{\mathrm{DF} 00012}$ |
| $\\|-\underset{(-2.5 E+00)}{\text { DF00004 }}$ | $\Longrightarrow \underset{(-2.5 E+00)}{\mathrm{DF} 00014}$ |

## NOTE

The following form of usage is not allowed.
$\vdash 12345 \quad \Longrightarrow$ DF00200

## Storage Instruction ( $\Longrightarrow$ )

### 4.6.3 Storage Instruction

[Format] $\quad \Longrightarrow$ [Any integer type register (except for \# and C-registers) Any integer type register with subscript (except for \# and C registers) Any double-length integer type register (except for \# and C registers) Any double-length integer type register with subscript (except for \# and C registers)
Any real number type register (except for \# and C registers) Any real number type register with subscript (except for \# and C registers) Subscript register
[Description] The storage instruction stores the contents of the $F$ register or the A register in $t$ designated register. Whether the A register or the F register is selected is determin by the type of the immediately preceding entry instruction.
$\vdash$ (Integer entry instruction) $\quad \Longrightarrow$ The contents of the A register are store
: $\Vdash$ (Real number entry instruction) $\Longrightarrow$ The contents of the $F$ register are store
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{O}$ | $\mathbf{O}$ | $\mathbf{O}$ | $\mathbf{O}$ | 0 |

O: stored $X$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The contents of the A register are stored in MW00100.
$\vdash 12345 \quad \Longrightarrow$ MW00100

The contents of the A register are stored in ML00100.
$\square$
$\vdash 1234567 \quad \Longrightarrow$ ML00100
The contents of the F register are stored in DF00100 as they are in the real number forr

| II $\mathbf{1 . 2 3 4 5 6}$ | $\Longrightarrow \underset{(1.23456)}{\text { DF00100 }}$ |
| :--- | :--- |

The contents of the F register are converted into integer form and then stored in DW0010

| IF 1.234567 | $\Longrightarrow \mathbf{D W 0 0 1 0 0}$ |
| :--- | :--- |
| $\mathbf{( 0 0 0 0 1 )}$ |  |

The contents of the F register are converted into double-length integer form and stored in DL001

| $\mathbb{I}-123456.7$ | $\Longrightarrow$DIMM100 <br> $(123457)$ |
| :--- | :--- |

## NOTE

(1) The following form of usage is not allowed.
$\vdash 12345 \Longrightarrow$ DF00200
(2) When a double-length integer type data is stored in an integer type register, th lower 16 bits are stored as they are. Be careful since an operation error will $n$ occur even if the data to be stored exceeds the integer range ( -32768 to 32767 )

| $-\underset{(65535)}{\text { ML00100 }}$ | $\Longrightarrow \underset{(-00001)}{M}$ |
| :---: | :---: |

Addition Instruction ( + )
[Format] + Any integer type register Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript Any real number type register
Any real number type register with subscript Subscript register Constant
[Description] The addition instruction performs addition of integer type, double-length integer type, and real number type values. An overflow operation error will occur if the result of addition of integer type values is greater than 32767. An overflow operation error will occur if the result of addition of double-length integer type values is greater than 2147483647.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\star_{1}$ | $*_{2}$ | O | O | O |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
${ }^{*}$ : Will not be stored if the operation starts with a - . Will be stored if the operation does not start with a - .
*2: Will not be stored if the operation starts with a $\|-$. Will be stored if the operation does not start with a $\|$.
[Example(s)] Addition of integer type values

| $\underset{(03000)}{-\underset{M W 00100}{\text { MW }}+12345}$ | $\Longrightarrow \underset{(15345)}{\text { MW0101 }}$ |
| :---: | :---: |
| $\underset{(100000)}{-\mathrm{ML00102}}+\underset{(200000)}{\text { ML00104 }}$ | $\Rightarrow \underset{(300000)}{\text { ML.00106 }}$ |

Addition of real number type values

| $\text { I- } \underset{(10.0)}{\mathrm{DF} 00200+1.23456}$ | $\Longrightarrow \underset{(11.23456)}{\text { DF00202 }}$ |
| :---: | :---: |
| $\underset{(0.15)}{\text { II }} \underset{(00006)}{\text { DF00204 }}+\underset{(000206}{\text { DW0 }}$ | $\Longrightarrow \underset{(6.15)}{\text { DF00208 }}$ |
| $\underset{(3.51)}{\text { IF }} \underset{(100000)}{\text { DF00210 }}+\underset{(100212}{\text { DL }}$ | $\Longrightarrow \underset{(100003.51)}{\text { DF00214 }}$ |

## NOTE

In the case of double-length integer type values, an operation using addition and subtraction instructions (,,,+-++-- ) will be a 32 -bit operation. However, when an addition or subtraction instruction is used in a remainder correction operation (where a multiplication instruction ( $X$ ) is the immediately preceding instruction and a division instruction $(\div)$ is the immediately subsequent instruction), the operation will be a 64 -bit operation.
Remainder correction operation ( $y$ ) $=\frac{a \times b+c}{d}$

|  | $\stackrel{y}{\text { ML00408 }}$ |
| :---: | :---: |
| MOD | c ML00404 |

### 4.6.5 Subtraction Instruction ( : ) .

[Format] - [Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript Any real number type register
Any real number type register with subscript
Subscript register
Constant
[Description] The subtraction instruction performs subtraction of integer type, double-length integ type, and real number type values. An underflow operation error will occur if $t$ subtraction result of integer type values is less than -32768. An underflow operatic error will occur if the subtraction result of double-length integer type values is le than-2147483648.
[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime} 1$ | ${ }^{2} 2$ | O | O | O |

$\bigcirc$ : stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$
*2: Will not be stored if the operation starts with $a \sharp$. Will be stored if the operation does not start with a $\|$
[Example(s)] Subtraction of integer type values

| $-\underset{(03000)}{\text { MW00100 }}-12345$ | $\Longrightarrow \underset{(-09345)}{\text { MW0101 }}$ |
| :---: | :---: |
| $-\underset{(100000)}{\text { ML00102- }} \underset{(200000)}{\text { ML00104 }}$ | $\Longrightarrow \underset{(-100000)}{\operatorname{ML}}$ |

Subtraction of real number type values

| $\xrightarrow{\\|- \text { DF00200 - } 1.23456}\left(\begin{array}{l} (10.0) \end{array}\right.$ | $\Longrightarrow \underset{(8.76544)}{\text { DF00202 }}$ |
| :---: | :---: |
| $\text { I- } \underset{(0.15)}{\text { DF00204-DW00206 }} \underset{(0006)}{\text { DW }}$ | $\Longrightarrow \underset{(-5.85)}{\text { DF00208 }}$ |
| $\text { I- } \underset{(3.51)}{\text { DF00210 }}-\underset{(100000)}{\text { DL00212 }}$ | $\Longrightarrow \underset{(-99996.49)}{\text { DF00214 }}$ |

## NOTE

In the case of double-length integer type values, an operation using addition an subtraction instructions (,,,+-++-- ) will be a 32 -bit operation. However, when a addition or subtraction instruction is used in a remainder correction operation (whes a multiplication instruction $(X)$ is the immediately preceding instruction and division instruction $(\div)$ is the immediately subsequent instruction), the operatio will be a 64 -bit operation.

Remainder correction operation $(y)=\frac{a \times b+c}{d}$

| $\underset{\text { ML00400 }}{\text { a }} \underset{\text { ML00402 }}{\text { b }} \stackrel{\text { ML00404 }}{\text { c }} \div \underset{\text { ML00406 }}{\text { ( }}$ | $\stackrel{\mathbf{y}}{\mathbf{M L} \mathbf{0 0 4 0 8}}$ |
| :---: | :---: |
| MOD ${ }^{\text {' }}$ | ML00404 |

[Format] $\quad++$ Any integer type register Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript Subscript register Constant

* Cannot be used in a real number type operation begins with a real number type entry instruction ( $\mathbb{H}^{-}$).
[Description] The extended addition instruction performs addition of integer type values. An operation error will not occur even if the operation results in an overflow. Otherwise, the extended addition instruction is identical to the addition instruction in function.

| Integer type | Decimal numbers |  |
| :---: | :---: | :---: |
| Integer type | Hexadecima | $0000 \rightarrow 0001 \cdots 7 \mathrm{FFF} \rightarrow 8000 \cdots$ FFFFF $\rightarrow 0000$ |
| Double-length | Decimal numbers | $0 \rightarrow 1 \cdots 2147483647 \rightarrow-2147483648 \cdots-1 \rightarrow 0$ |
| integer type | Hexadecimal num | $00000000 \rightarrow 00000001$ |
|  |  | $\rightarrow 80000000 \cdots$ FFFFFFFF $\rightarrow 00000000$ |

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] This instruction is used in cases where it is desirable that operation errors do not occur in the addition of integer type values.

$\underset{(\mathbf{3 2 7 6 7})}{\text { MW00100 }++00001} \Longrightarrow \Longrightarrow$| MW00101 |
| :---: |
| $(-32768)$ |

## NOTE

In the case of double-length integer type values, an operation using addition and subtraction instructions ( $+, \cdot,++,--$ ) will be a 32 -bit operation.
However, when an addition or subtraction instruction is used in a remainder correction operation (where a multiplication instruction $(X)$ is the immediately preceding instruction and a division instruction ( $\div$ ) is the immediately subsequent instruction), the operation will be a 64 -bit operation.

Remainder correction operation $(y)=\frac{a \times b+c}{d}$

| $\stackrel{\text { a }}{-} \stackrel{\text { ML00400 }}{\text { b }} \times \underset{\text { ML00402 }}{\text { ( }} \text { ML00404 } \div \text { ML00406 }$ | $\stackrel{y}{\mathbf{y}} \underset{\text { ML00408 }}{ }$ |
| :---: | :---: |
| MOD | $\stackrel{c}{\text { ML00404 }}$ |

## Extended Subtraction Instruction ( -- )

### 4.6.7 Extended Subtraction Instruction ( -- )

[Format] -- [ Any integer type register
Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript Subscript register

Cannot be used in a rea number type operation beg with a real number type Constant entry instruction ( $\mathbb{F}$ ).
[Description] The extended subtraction instruction performs subtraction of integer type values. operation error will not occur even if the operation results in an underflow. Otherwi the extended subtraction instruction is identical to the subtraction instruction in functi

$$
\begin{aligned}
& \text { Integer type }\left[\begin{array} { l } 
{ \text { Decimal numbers } : 0 \rightarrow 1 \cdots 3 2 7 6 7 \rightarrow 3 2 7 6 8 \cdots 1 \rightarrow 0 } \\
{ \text { Hexadecimal numbers : } 0 0 0 0 \rightarrow \text { FFFF } \cdots 8 0 0 0 \rightarrow 7 \mathrm { FFF } \cdots 0 0 0 1 \rightarrow 0 0 } \\
{ \text { Double-length } } \\
{ \text { integer type } }
\end{array} \left[\begin{array}{ll}
\text { Decimal numbers } & 0 \rightarrow-1 \cdots-2147483648 \rightarrow-2147483647 \cdots 1 \rightarrow \\
\text { Hexadecimal numbers }: & 00000000 \rightarrow \text { FFFFFFFF } \cdots 80000000 \\
& \rightarrow 7 F F F F F F F \cdots 00000001 \rightarrow 00000000
\end{array}\right.\right.
\end{aligned}
$$

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| X | O | O | O | O |

$\bigcirc$ : stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] This instruction is used in cases where it is desirable that operation errors do not occ in the subtraction of integer type values.

| $\vdash \underset{(-32768)}{\text { MW00100-00001 }}$ | $\Longrightarrow \underset{(32767)}{\text { MW00101 }}$ |
| :---: | :---: |

## NOTE

In the case of double-length integer type values, an operation using addition an subtraction instructions (,,,+-++-- ) will be a 32 -bit operation.
However, when an addition or subtraction instruction is used in a remaind correction operation (where a multiplication instruction $(X)$ is the immediate preceding instruction and a division instruction $(\div)$ is the immediately subseque instruction), the operation will be a 64 -bit operation.

Remainder correction operation $(y)=\frac{a \times b+c}{d}$


### 4.6.8 Multiplication Instruction ( $\times$ )

[Format] $\quad \times$ Any integer type register
Any integer type register with subscript
Any double-length integer type register Any double-length integer type register with subscript Any real number type register Any real number type register with subscript Subscript register Constant
[Description] The multiplication instruction performs multiplication of integer type, double-length integer type, and real number type values. In the case of the multiplication of integer or double-integer type values, $\times$ and $\div$ are used as a pair. However, if an integer type multiplication result is to be stored in a double-length integer type register, only $X$ is used.
[Operation of the Register]

| A | F | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{*}_{1}$ | ${ }^{2}$ |  | O | O | O: stored $X$ : not stored * : indeterminate (Stored or not stored depending on the case.)

*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\mid-$. Will be stored if the operation does not start with a $\mid-$
[Example(s)] Multiplication of integer type values

| $\underset{(01234)}{\text { MW00100 }} \times 3 \div 10$ | $\Longrightarrow \underset{(00370)}{M W 00101}$ |
| :---: | :---: |
| $\underset{(00010)}{-\underset{(10000)}{\text { MW00102 }} \times \underset{(103}{\text { MW00103 }} \div 1}$ | $\Longrightarrow \underset{(100000)}{M L 00104}$ |

Multiplication of double-length integer type values

| $\underset{(100000)}{-\underset{(009000)}{\text { ML00100 }} \times 18000}$ | $\Longrightarrow \underset{(050000)}{M}$ |
| :---: | :---: |
|  | $\Rightarrow \underset{(200000)}{M L 00112}$ |

Multiplication of real number type values

| $\text { I- } \underset{(10.0)}{\text { DF00200 }} \times \underset{(3.0)}{\text { DF00100 }}$ | $\Longrightarrow \underset{(30.0)}{\text { DF00202 }}$ |
| :---: | :---: |
| $\stackrel{\text { II }}{\text { DF00204 }} \times \underset{(0.15)}{\text { DW000206 }}$ | $\Longrightarrow \underset{(0.3)}{\text { DF00208 }}$ |
| $\underset{(0.15)}{\\|- \text { DF00210 }} \times \underset{(100000)}{\text { DL00212 }}$ | $\Longrightarrow \underset{(15000.0)}{\text { DF00214 }}$ |

## NOTE

With integer type and double-length integer type multiplication, $X$ instruction can be used also independently. However, in this case, make a program so that the result is within 32 bits $(-2147483648$ to +2147483647$)$. When the result is within 16 bits (32768 to +32767 ), it can be stored in integer type register. When the result exceeds 16 bits, store it in double-length integer type register.

| $\begin{aligned} & \vdash \text { MW00100 } \\ & (01234) \end{aligned}$ | $\times$ | 3 | $\longrightarrow$ | $\begin{aligned} & \text { MW00101 } \\ & \text { (03702) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| - MW00102 | $\times$ | MW00103 | $\Longrightarrow$ | ML00104 |
| (00010) |  | (10000) |  | (100000) |
| $\vdash$ ML00200 | $\times$ | ML00202 | $\Longrightarrow$ | ML00204 |
| (100000) |  | (009000) |  | (900000000) |

## Division Instruction ( $\div$ )

### 4.6.9 Division Instruction ( $\div$ )

[Format] $\quad \div$ [ Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript Subscript register Constant
[Description] The division instruction performs division of integer type, double-length integer ty and real number type values. Although $\times$ and $\div$ are usually used as a pair, $\div$ can a be used alone. Refer to the MOD instruction and the REM instruction concerning t remainder of a division operation. If the value of the designated register is 0 , a divisi by-zero error will occur. An operation error will also occur if the result of integer, doub length integer, or real number type division in the $F$ register falls outside the numeri range of the A register.
[Operation of the Register]

| $\mathrm{A}^{2}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*} 1$ | ${ }^{*} 2$ | O | O | O |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a - . Will not be stored if the operation does not start with a户.
*2: Will not be stored if the operation starts with a $\|-$. Will be stored if the operation does not start with a $\|-$.
[Example(s)] Division of integer type values

| $\underset{(01234)}{-\operatorname{MW0}} \underset{(1000 \times 1 \div 3}{ }$ | $\Longrightarrow \underset{(00411)}{M W 01}$ |
| :---: | :---: |
| $\underset{(01234)}{\text { MW00102 }} \div \underset{(00003)}{\text { MW00103 }}$ | $\Longrightarrow \underset{(00411)}{M W 04}$ |

Division of double-length integer type values


Division of real number type values

| $\mathbb{( 1 2 3 7 . 5 )} \underset{\sim}{\text { DF00200 }} \div 3.0$ | $\Longrightarrow \underset{(412.5)}{\text { DF00202 }}$ |
| :---: | :---: |
| $\text { I- } \underset{(1237.5)}{\text { DF00200 }} \div \underset{(3.0)}{\text { DF00204 }}$ | $\Longrightarrow \underset{(412.5)}{\text { DF00206 }}$ |
| $\underset{(1237.5)}{\text { DF }} \underset{(00003)}{\text { DF0 }}$ | $\Longrightarrow \underset{(412.5)}{\text { DF00210 }}$ |
| $\stackrel{\text { IF }}{(100000.0)} \underset{(40000)}{\text { DF00212 }} \div \text { DL00214 }^{(0)}$ | $\Longrightarrow \underset{(2.5)}{\mathbf{D F 0 0 2 1 6}}$ |


| MOD Instruction |
| :--- |
| REM Instruction |

### 6.10 MOD Instruction

[Format] MOD
[Description] The MOD instruction outputs the remainder of an integer type or double-length integer type division to the A register. Execute the MOD instruction immediately after the division instruction or after the storage instruction $(\Longrightarrow)$. If the MOD instruction is not executed immediately after the division instruction, the remainder of an integer type or double-length integer division will not be guaranteed.
[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x}$ | $\bigcirc$ | $O$ | $O$ | $O$ |

O: stored $X$ : not stored

- : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The quotient of an integer type division is stored in MW00101 and the remainder is stored in MW00102.

| $\begin{aligned} & \vdash-\operatorname{MW00100} \times 1 \div 3 \\ & (\mathbf{0 0 0 1 0 )} \\ & \quad \text { MOD } \end{aligned}$ | $\Longrightarrow \underset{\substack{\text { MW00101 } \\ \text { (00003) }}}{\Longrightarrow \underset{(00001)}{\text { MW00102 }}}$ |
| :---: | :---: |

The quotient of a double-length integer type division is stored into ML00106 and the remainder is stored in ML00108.

(Note) : The quotient and remainder are generally determined together. It will thus be convenient to use the instructions in the above manner.

### 1.6.11 REM Instruction

[Format]

$$
\text { REM }\left[\begin{array}{l}
\text { Any real number type register } \\
\text { Any real number type register with subscript } \\
\text { Constant }
\end{array}\right.
$$

[Description] The REM instruction outputs the remainder of a real number type division to the $F$ register. In this case, the remainder refers to the remainder obtained by repeatedly subtracting the variable value designated by the $F$ register. That is, the output value $Y$ of the REM instruction will be as follows when the $F$ register value is $A$, the value of the designated variable is $X$, and the number of repeated subtractions is $n$ :

$$
Y=A-(X \times n) \quad(0 \leqq Y<X)
$$

[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\times$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The remainder of the division of the real number variable MF00200 by the constant value, 1.5, is determined and stored in MF00202.

| $\substack{\text { MF00200 } \\ (4.0)}$ | REM 1.5 | $\Longrightarrow \underset{(1.0)}{\text { MF00202 }}$ |
| :--- | :--- | :--- |

### 4.6.12 INC Instruction

[Format] INC [ Any integer type register (except for \# and C registers) Any integer type register with subscript (except for \# and C registers) Any double-length integer type register (except for \# and C registers) Any double-length integer type register with subscript (except for \# and C registers)
Subscript register
[Description] The INC instruction adds 1 to the designated integer or double-length integer ty register. In the case of an integer type register, an overflow operation error will $n$ occur even if the addition result exceeds 32767 . Likewise, an overflow operation err will not occur in the case of a double-length integer type register.
Integer Type
Decimal number $\quad: 0 \rightarrow 1 \cdots \cdots 32767 \rightarrow-32768 \cdots \cdots-1 \rightarrow 0$
Hexadecimal number : $0000 \rightarrow 0001 \cdots \cdots 7$ FFF $\rightarrow 8000 \cdots \cdots$ FFFF $\rightarrow 0000$
Double-length Integer Type
Decimal number $\quad: 0 \rightarrow 1 \cdots \cdots 2147483647 \rightarrow-2147483648 \cdots \cdots-1 \rightarrow 0$
Hexadecimal number : $00000000 \rightarrow 00000001 \cdots 7$ FFFFFFF $\rightarrow 80000000$
$\cdots$ FFFFFFFF $\rightarrow 00000000$
[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | 0 | 0 | $O$ | 0 |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer type

$$
\text { - MW00100++1 } \quad \Longrightarrow \text { MW00100 }
$$

equivalent
INC MW00100
Double-length integer type
$\vdash$ ML00100 $++1 \quad \Longrightarrow$ ML00100
equivalent
INC ML00100

## NOTE

The following.form of usage is not allowed.

| INC | \#W00100 (\# register) |  |
| :--- | :--- | :--- |
| INC | DF00200 | (real number type register) |

### 6.13 DEC Instruction

$\begin{array}{cc}{[\text { Format] }} & \text { DEC }\left[\begin{array}{l}\text { Any integer type register (except for \# and C registers) } \\ \text { Any integer type register with subscript (except for \# and C registers) } \\ \text { Any double-length integer type register (except for \# and C registers) } \\ \text { Any double-length integer type register with subscript (except for \# and } \\ \text { C registers) } \\ \text { Subscript register }\end{array}\right]\end{array}$
[Description] The DEC instruction subtracts 1 from the designated integer or double-length integer type register. In the case of an integer type register, an underflow operation error will not occur even if the subtraction result falls below -32768. Likewise, an underflow operation error will not occur in the case of a double-length integer type register.
Integer Type
Decimal number $\quad: 0 \rightarrow-1 \cdots \cdots-32768 \rightarrow 32767 \cdots \cdots 1 \rightarrow 0$
Hexadecimal number : $0000 \rightarrow$ FFFF $\cdots \cdots . .8000 \rightarrow$ 7FFF $\cdots \cdots 0001 \rightarrow 0000$
Double-length Integer Type
Decimal number $\quad: 0 \rightarrow-1 \cdots \cdots-2147483648 \rightarrow 2147483647 \cdots \cdots 1 \rightarrow 0$
Hexadecimal number : $00000000 \rightarrow$ FFFFFFFF $\cdots \cdots 80000000 \rightarrow 7$ FFFFFFF
$\cdots \cdots 00000001 \rightarrow 00000000$
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | O | O | O |

O: stored $\times$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] Integer type


## NOTE

The following form of usage is not allowed.

| DEC | \#W00100 (\# register) |
| :--- | :--- | :--- |
| DEC | DF00200 (real number type register) |

### 4.6.14 Time Add Instruction (TMADD)

[Format] [Time to be added] . [Time to add]
TMADD[Any integer type register $]$ (except for \# and C registers) Any integer type register with subscript (except for \# and C registers)

Any integer type register Any integer type register with subscript
[Description] The TMADD instruction performs addition on two time data (seconds, minutes, hour The second parameter (time to add) is added to the first parameter (time to be adde and the result is stored in the first parameter. It is essential that the formats parameters 1 and 2 should be as shown in Table 4.12.

Table 4.12 Parameter Format

| Register offset | Data contents | Data range (BCD) |
| :---: | :--- | :--- |
| $: 0$ | Hours/minutes | Upper byte (hours): 0 to 23, <br> Lower byte (minutes): 0 to 59 |
| 1 | Seconds | 0000 to 0059 |

When the contents of the first parameter, second parameter, and operation result are the data ranges listed above, the operation is performed normally. After operation, $t$ B register turns OFF. Conversely, if a parameter has data that exceeds the above rans " 9999 H " is stored for the seconds of the parameter and the operation is stopped. Th the B register turns ON .
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| O | O | $\times$ | O | O |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The time data in DW0000-DW0001 is added to the time data in MW00100-MW0010

| TMADD . MW00100, DW00000 | DB000100 |
| :--- | :--- |

$$
\frac{8 \mathrm{hrs} 40 \mathrm{~min}}{\text { (MW00100) }} \frac{32 \mathrm{sec}}{(\text { MW00101) }}+\frac{1 \mathrm{hs} 22 \mathrm{~min}}{\text { (DW00000) }} \frac{16 \mathrm{sec}}{(\mathrm{DW} 00001)}=\frac{10 \mathrm{hrs} 2 \mathrm{~min}}{(\text { MW00100) }} \frac{48 \mathrm{sec}}{(\text { MW00101) }}
$$

|  | Before execution | After execution |
| :---: | :---: | :---: |
| MW00100 | 0840 H | $1002 \mathrm{H} .$. |
| MW00101 | 0032 H | 0048 H |
| DW00000 | 0122 H | 0122 H |
| DW00001 | 0016 H | 0016 H |

## .6.15 Time Subtraction Instruction (TMSUB)

[Format] [Time subtracted from]
TMSUB [Any integer type register (except for \# and C registers) Any integer type register with subscript (except for \# and C registers)
[Time subtracted] $\left.\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register with } \\ \text { subscript }\end{array}\right]$
[Description] The TMSUB instruction makes subtraction between two time data (hour/min/sec). The second parameter (time subtracted) is subtracted from the first parameter (time subtracted from), and the result is stored in the first parameter.
The formats of the first and second parameters must be as shown in Table 4.13.

Table 4.13 Parameter Format

| Register offset | Data contents | Data range (BCD) |
| :---: | :--- | :--- |
| 0 | Hours/minutes | Upper byte (hours): 0 to 23, <br> Lower byte (minutes): 0 to 59 |
| 1 | Seconds | $0000-0059$ |

When the contents of the first parameter, second parameter, and operation result are in the data ranges listed above, the operation is performed normally. After opreation, the B register turns OFF. Conversely, if a parmeter has data that exceeds the above range, " 9999 H " is stored for the seconds of the parameter and the operation is stopped. Then the B register turns ON .
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | x | O | O |

$O$ : stored $X$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The time data in DW0000-DW0001 is subtracted from the time data in MW00100MW00101.

$8 \mathrm{hrs} 40 \mathrm{~min} 32 \mathrm{sec}-1 \mathrm{hs} 22 \mathrm{~min} 16 \mathrm{sec}=7 \mathrm{hrs} 18 \mathrm{~min} 16 \mathrm{sec}$ (MW00100) (MW00101) (DW00000) (DW00001) (MW00100) (MW00101)

|  | Before execution | After execution |
| :--- | :---: | :---: |
| MW00100 | 0840 H | 0718 H |
| MW00101 | 0032 H | 0016 H |
| DW00000 | 0122 H | 0122 H |
| DW00001 | 0016 H | 0016 H |

### 4.6.16 Time Spend Instruction (SPEND)

[Format] [Time being subtracted from and result]
SPEND
Any integer type register (except for \# and C registers) Any integer type register with subscript (except for \# and C registers)
[Time subtracted]
Any integer type register. Any integer type register with subscript
[Description] The SPEND instruction performs subtraction between two time data ( $\mathrm{Yr} / \mathrm{Mo} / \mathrm{Day} / \mathrm{H}$ $\mathrm{Min} / \mathrm{Sec}$ ), and computes the elapsed time.
The second parameter (time subtracted) is subtracted from the first parameter (tim subtracted from), and the result is stored in the first parameter.
The formats of the first and second parameters must be as shown in Tables 4.14 an 4.15 .

Table 4.14 First Parameter Format

| Register offset | Data contents | Data range (BCD) | I/O |
| :---: | :---: | :---: | :---: |
| 0 | Year (BCD) | 0000 to 0099 | IN/OUT |
| 1 | Month/Day (BCD) | Upper byte (month): 1 to 12, Lower byte (day): 1 to 31 | [N/OUT |
| 2 | Hours/minutes (BCD) | Upper byte (hours): 0 to 23, Lower byte (minutes): 0 to 59 | IN/OUT |
| 3 | Seconds (BCD) | 0000 to 0059 | IN/OUT |
| $\therefore \quad \begin{gathered} 4 \\ \hdashline \end{gathered}$ | Total number of seconds | This is the number of records which is obtained by converting Year/Month/Day/ | OUT |
| 5 | i | Hour/Minute/Second, which is the results of operations, to seconds. (Double-length integer) |  |

Table 4.15 Second Parameter Format

| Register offset | Data contents | Data range (BCD) | I/O |
| :---: | :--- | :--- | :---: |
| 0 | Year (BCD) | 0000 to 0099 | IN |
| 1 | Month/Day (BCD) | Upper byte (month): 1 to 12, <br> Lower byte (day): 1 to 31 | IN |
| 2 | Hours/minutes (BCD) <br> . | Upper byte (hours): 0 to 23, <br> Lower byte (minutes): 0 to 59 | IN |
| 3 | Seconds (BCD) | 0000 to 0059 | IN |

When the contents of the first parameter, second parameter, and operation result ar in the data ranges listed above, the operation is performed normally. After operation the $B$ register turns OFF. Conversely, if a parameter has data that exceeds the above range, " 9999 H " is stored for the seconds of the parameter and the operation is stopped Then the B register turns ON.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\mathbf{O}$ | $\times$ | $\mathbf{O}$ | 0 |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The time elapsed from the time data in MW00100 to MW00103 to the time data in DW00000 to DW00003 is stored to MW00100 to MW00105.
SPEND MW00100, DW00000

98 yrs 5 mos 11 days $15 \mathrm{hrs} 4 \mathrm{~min} 47 \mathrm{sec}-98$ yrs 4 mos 2 days 8 hs 13 min 8 sec (MW00100) (MW00101) (MW00102) (MW00103) (DW00000) (DW00101) (DW00102) (DW00103)

|  | Before execution | After execution |
| :---: | :---: | :---: |
| MW00100 | H0098 | H0000 |
| MW00101 | H0511 | H0039 |
| MW00102 | H1504 | H0651 |
| MW00103 | H0047 | H0039 |
| MW00104 | - | 3394299 |
| MW00105 | - | (Decimal) |
| DW00000 | H0098 | H0098 |
| DW00001 | H0402 | H0402 |
| DW00002 | H0813 | H0813 |
| DW00003 | H0008 | H0008 |

## NOTE

In the operation results, the year is counted as 365 days and a leap year is not taken into consideration. Also, the number of months is not counted. It is counted in days.

## 4. 7 Numerical Conversion Instructions

The 6 types of numerical conversion instructions shown in Table 4.16 are made available as instructio for changing the contents of the A register or the $F$ register. These instructions use the contents of $t$ ) A register or the $F$ register as the input and leaves the operation result in the A register or $F$ regist

Table 4.16 Numerical Conversion Instructions

| Numerical Conversion Instruction | Operation |  |  | Numerical Conversion Operation |
| :---: | :---: | :---: | :---: | :---: |
|  | Integer | Double-length Integer | Real Number |  |
| Sign inversion (INV) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | Inverts the sign of the contents of the A register or F register. |
| Complement of 1 (COM) | $\bigcirc$ | $\bigcirc$ | $\times$ | Determines the complement of 1 of the value in the A register. |
| Absolute value (ABS) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | Determines the absolute value of the value in the $A$ register or F register. |
| BIN conversion (BIN) | $\bigcirc$ | $\bigcirc$ | $\times$ | Performs BIN conversion of the contents of the register. |
| BCD conversion (BCD) | $\bigcirc$ | $\bigcirc$ | $\times$ | Performs BCD conversion of the contents of the A register. |
| Parity conversion (PARITY) | $\bigcirc$ | $\bigcirc$ | $\times$ | Counts the number of bits in the $A$ register that are ON. |
| ASCII conversion 1 (ASCII) | $\bigcirc$ | $\times$ | $\times$ | Converts the designated character string to ASCII codes. |
| ASCII conversion 2 (BINASC) | $\bigcirc$ | $\times$ | $\times$ | Converts the binary data in A register to ASCII codes. |
| ASCII conversion 3 (ASCBIN) | $\bigcirc$ | $\times$ | $\times$ | Converts the ASCII codes to binary data and stores them in A register. |

### 4.7.1 INV Instruction

[Format] INV
[Description] Inverts the sign of the contents of the A register or $F$ register.

## [Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\star^{*} 1$ | ${ }^{*} 2$ | O | O | O |

O: stored $\times$ : not stored * : indeterminate (Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with al- Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\mathbb{H}$. Will be stored if the operation does not start with a $\mathbb{H}^{-}$.
[Example(s)] Integer type data (A register)

| $-\mathrm{MW00100}$ |
| :---: | :---: |
| $(00100)$ |$\quad \Longrightarrow \underset{(-00100)}{\text { MW0 }} \mathbf{}$

Double-length integer type data (A register)


Real number type data ( $\mathbf{F}$ register)

| DF00200 <br> $(1.0)$ | $\Longrightarrow \underset{(-1.0)}{\text { DF00202 }}$ |
| :---: | :---: |

### 1.7.2 COM Instruction

[Format] COM
[Description] Determines the complement of 1 of the value in the A register.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

$\bigcirc$ : stored $\times$ : not'stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer type data (A register)
$\underset{\text { (H5555) }}{- \text { MW00100 }}$ COM $\quad \Longrightarrow \underset{\text { MW00101 }}{\text { MWAA) }}$

Double-length integer type data (A register)

```
FML00100 COM }\quad\Longrightarrow\mathrm{ ML00102
    (H55555555)
    (HAAAAAAAA)
```


### 2.7.3 ABS Instruction

[Format] . ABS
[Description] Determines the absolute value of the value in the A register or $F$ register.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $*_{1}$ | $*_{2}$ | O | O | O |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
${ }^{*} 1$ : Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
*2 : Will not be stored if the operation starts with a $\Vdash$. Will be stored if the operation does not start with a $\Vdash$.
[Example(s)] Integer type data (A register)

| MW00100 ABS <br> $(-00100)$ | $\Rightarrow$MW00101 <br> $(00100)$ |
| :--- | :--- |

Double-length integer type data (A register)

| $\vdash \mathrm{ML00100} \mathrm{ABS}$ |
| :--- | :--- |
| $(-100000)$ |$\quad \Rightarrow$| ML00102 |
| :---: |
| $(100000)$ |

Real number type data (F register)

$$
\mathbb{F} \underset{(-1.0)}{\text { DF00200 ABS }} \quad \Rightarrow \underset{(1.0)}{\text { DF00202 }}
$$

| BIN Instruction |
| :---: |
| BCD Instruction |

### 4.7.4 BIN Instruction

[Format] BIN
[Description] This instruction converts a numeral expressed in BCD in the A register into a bine number (BIN conversion). If the (4-digit) numeral expressed in BCD in the integer ty A register is abcd, the output value Y of the BIN instruction can be determined by $t$ following formula:

$$
Y=(a \times 1000)+(b \times 100)+(c \times 10)+d
$$

Although the above formula will be applied even if the numeral in the A register is of a BCD expression (e.g. 123FH, etc.), a correct result will not be obtained in su cases.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $O$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer type data (A register)

| MW00100 <br> (H1234) | $\Rightarrow$MW012 <br> MW01234 |
| :--- | :--- |

Double-length integer type data (A register)

| ML00100 BIN <br> (H12345678) | $\Rightarrow$ML00102 <br> (D12345678) |
| :---: | :---: |

### 4.7.5 BCD Instruction

[Format] BCD
[Description] This instruction converts a numeral expressed in binary in the A register into a BC expression ( BCD conversion). If the ( 4 -digit) decimal expression of the numeral in th integer type A register is 0abcd, the output value Y of the BCD instruction can determined by the following formula:

$$
Y=(a \times 4096)+(b \times 256)+(c \times 16)+d
$$

Although the above formula will be applied even if the numeral in the A register cann be expressed in BCD (e.g. a number over 9999, negative numbers, etc.), a correct resu will not be obtained in such cases.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | O | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer type data (A register)

| MW00100 BCD <br> (D01234) | $\Rightarrow$MW00101 <br> (D1234) |
| :---: | :--- |

Double-length integer type data (A register)

```
\vdash ML00100 BCD
                                =>
```

| PARITY Instruction |
| :---: |
| ASCII Instructions |

## .7.6 PARITY Instruction

[Format] PARITY
[Description] This instruction is used to compute the number of binary expression bits that are ON $(=1)$ in the A register.
[Operation of the Register]

| A | $\mathbf{F}$ | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times \mathrm{X}$ | O | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)]
Integer type data (A register)

$$
\stackrel{-}{-\mathrm{MW00100} \text { PARITY }} \quad \Rightarrow \underset{(00008)}{\text { MWFOF0) }}
$$

Double-length integer type data (A register)

### 1.7.7 ASCII Instruction

[Format]
[Storage register number] [Text]
ASCII $\left[\begin{array}{l}\text { Any integer type register (except for \# } \\ \text { and C registers) } \\ \text { Any integer type register with subscript } \\ \text { (except for \# and C registers }\end{array}\right]$
$"[$ ASCII characters $]$ "
[Description] The ASCII instruction converts the specified character string in the instruction to ASCII codes, and stores them in the designated storage register.
These are stored in the order: first character, lower byte of the first word, second character, upper byte of the first word. If the length of the character string is odd, the upper byte of the last word in the storage register is a 0 . A maximum of 32 characters may be entered.

ASCII VW

[Operation of the Register]

| A | $\mathbf{F}$ | $\mathbf{B}$ | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] (1) The character string "ABCD" is stored in MW00100 to MW00101.

| ASCII MW | 00 "ABCD" |  |  |
| :---: | :---: | :---: | :---: |
|  | Upper | Lower |  |
| MW00100 | 42 H ('B') | 41H ('A') | MW00100 $=4241 \mathrm{H}$ |
| MW00101 | 44H ('D') | 43 H ('C') | $\mathrm{MW} 00101=4443 \mathrm{H}$ |

ASCII Instruction
BINASC Instructions
[Format] (2) The character string "ABCDEFG" is stored in MW00100 to MW00103.

| $:$ ASCII | MW00100 | "ABCDEFG" |
| :---: | :---: | :---: |
|  |  |  |

### 4.7.8 BINASC Instruction

[Format]
[Storage register number]
BINASC Any integer type register
(except for \# and C registers)
Any integer type register with subscript
(except for \# and C register)
[Description] The BINASC instruction converts the 16-bit binary data stored in the A register to four digit hexadecimal ASCII code and stores it in the designated storage register (tv words).

1 HXYZW (Hexadecimal input data)
(Storage register)
In the case of BINASC VW TICT[

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| O | O | O | O | $\mathbf{O}$ |

O: stored $\times$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The " 1234 H " binary data stored in the A register is converted to a four digit hexadecim ASCII code and stored in MW00100 to MW00101.

| $\vdash \underset{\text { BINASC }}{\text { H1234 }}$ | MW00100 |  |  |
| :---: | :---: | :---: | :---: |
|  | Upper byte | Lower byte |  |
| MW00100 | 32 H (2') | 31 H (11) | MW00100 $=3231 \mathrm{H}$ |
| MW00101 | 34H ('4') | 33H ('3) | MW00101 $=3433 \mathrm{H}$ |

### 7.9 ASCBIN Instruction

[Format] [Storage register number]
ASCBIN [Any integer type register Any integer type register with subscript
[Description] The ASCBIN instruction converts a numerical value expressed in a four digit hexadecimal ASCII code to 16 -bit binary data. The converted result is stored in the A register.

In the case of ASCBIN VW

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | O | $\mathbf{O}$ | $\mathbf{O}$ | 0 |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The four-byte ASCII code stored in MW00100 to MW00101 is converted to two-byte binary data, and the result is stored in MW00200.

ASCBIN MW00100 $\quad \Rightarrow$ MW00200

Data to be converted
A register

MW00100 MW00101

| Upper | Lower |
| :---: | :---: |
| $32 H\left(2^{\prime}\right)$ | $31 \mathrm{H}\left({ }^{\prime} 1^{\prime}\right)$ |
| $34 \mathrm{H}\left(4^{\prime} 4^{\prime}\right)$ | $33 \mathrm{H}\left(3^{\prime}\right)$ |

### 4.8 Numerical Comparison Instructions

### 4.8.1 Comparison Instructions

There are 6 types of comparison instructions for comparing numerals and inspecting equivalen relationships.
[Format]
$\left[\begin{array}{l}< \\ \leqq \\ = \\ \neq \\ \geqq \\ >\end{array}\right]\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register with subscript } \\ \text { Any double-length integer type register } \\ \text { Any double-length integer type register with subscript } \\ \text { Any real number type register } \\ \text { Any real number type register with subscript } \\ \text { Subscript register } \\ \text { Constant }\end{array}\right]$
[Description] A comparison instruction stores the result of comparison of the immediately precediy $A$ or $F$ register and the designated register in the $B$ register ( ON when true).
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ |

Oistored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] (1) If the value of MW00100 is not 100, the instructions from IFON and below a executed.

(2) If you want to use the comparison result in a subsequent instruction, it is conveniel to accept the comparison result with the coil. Unless the value of MW00100 is 10 MW00010A is set to ON.



## NOTE

1. Use the NO contact instruction if an IFON (IFOFF) or ON (OFF) instruction is to be used after receiving the comparison result with a coil.

2. When making a comparison of real number type registers, use a $\Vdash$ instruction before the comparison instruction.

3. In the case of real number type data, since there is a minute precision difference in the data displayed on the CP-717, the execution result of a comparison instruction may not coincide with an apparent result.
4. Do not use instructions other than coil instruction when receiving the comparison result with a coil.

$\downarrow$


### 4.8.2 Range Check Instruction (RCHK)

[Format]
[Lower limit]
Any integer type register
Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript
Subscript register Constant
[Upper limit]
Any integer type register Any integer type register with subscrip Any double-length integer type registe Any double-length integer type registe with subscript
Any real number type register
Any real number type register wit subscript
Subscript register
Constant
[Description] The RCHK instruction examines the contents entered in the A register whether it within the specified range or not. The result is output to the $\mathbf{B}$ register. The content of the A register are kept.
( 1 input value)


RCHK .[Lower limit], [Upper limit]


* If the input value (A register) is greater than the lower limit and less than th upper limit, the result ( B register) $=0 \mathrm{~N}$.
* In the cases other than the above, the result ( B register) $=\mathrm{OFF}$.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $O$ | $\times$ | $O$ | $O$ |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] $\square$ For integer type operation


| Input (MW00100) | Output (DB000000) |
| :--- | :---: |
| $-1000>$ MW00100 | OFF |
| $-1000 \leqq$ MW00100 1000 | ON |
| MW00100 $>1000$ | OFF |

- For double-length integer type operation


| Input (ML00100) | Output (DB000000) |
| :--- | :---: |
| $-100000>$ ML 00100 | OFF |
| $-100000 \leqq$ ML00100 $\leqq 100000$ | ON |
| ML00100 | 100000 |

## Range Check Instruction (RCHK)

For real number typé operation


| Input (DF00100) | Output (DB000000) |
| :--- | :---: |
| $-10.5>$ DF00100 | OFF |
| $-10.5 \leqq$ DF00100 $\leqq 10.5$ | ON |
| DF $00100>10.5$ | OFF |

### 4.9 Data Operation Instructions

### 4.9.1 ROTL Instruction and ROTR Instruction

| [Format] |  | [Head Bit Address] | [Number of Rotations] | [Bit Width] |
| :---: | :---: | :---: | :---: | :---: |
|  | $\left[\begin{array}{l}\text { ROTL } \\ \text { ROTR }\end{array}\right]$ | [Any bit type register (except for \# and C registers) Any bit type register with subscript (except for \# and C registers) | $\mathbf{N}=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant , }\end{array}\right.$ | $\mathrm{W}=\left[\begin{array}{l}\text { Any integer type regist } \\ \text { Any integer type regist } \\ \text { with subscript } \\ \text { Constant }\end{array}\right.$ |

[Description] The ROTL (or ROTR) instruction is used to perform rotation, in the left (or right) directi for the number of times designated, on the bit table designated by the head bit addre and the bit width.


Fig. 4.5 The ROTL Operation
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | O | O | O |

O: stored $\times:$ not stored

- : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] (1) ROTL The data having MB00000A (bit A of MW00000) as the head address and bit width of 10 are rotated five times to the left.

(2) ROTR The data having MB000000 (bit 0 of MW00000) as the head address and bit width of 10 are rotated once to the right.

```
ROTR MB000000 N=1 W=10
```



## MOVB Instruction

[Format]
[Address of Transfer Source Bit] [Address of Transfer Destination Bit] [Number of Transfers]
MOVB $\left[\begin{array}{l}\text { Any bit type register } \\ \text { Any bit type register } \\ \text { with subscript } \\ \end{array}\right] \Rightarrow\left[\begin{array}{l}\text { Any bit type register } \\ \text { (except for \# and C } \\ \text { register) } \\ \text { Any bit type register } \\ \text { with subscript }\end{array}\right] \quad W=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant }\end{array}\right]$
[Description] The MOVB instruction transfers the designated number of bit data, starting from the head of the transfer source bits, to the transfer destination, which starts from the address of the head transfer destination bit. The transfer is carried out 1 bit at a time in the direction in which the relay number increases.
Although the bit table of the transfer source will be stored as long as the transfer source bits and transfer destination bits do not overlap, caution is needed when the bits do overlap.



When the transfer source and transfer destination overiap (1)

Transfer source Transfer destination


When the transfer source and transfer destination overlap (2)
[Operation of the Register]

| A | F | $\mathbf{B}$ | I | J |
| :--- | :--- | :--- | :--- | :--- |
| O | O | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The 10 bits of data starting from MB000000 (bit 0 of MW00000) are transferred MB000010 (bit 0 of MW00001).

[Transfer Source Register No.]
MOVW $\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript }\end{array}\right] \Rightarrow$
[Transfer Destination Register No.] $\left[\begin{array}{l}\text { Any integer type register } \\ \text { (except for } \# \text { and }\end{array}\right.$ (except for \# and C registers) Any integer type register with $\left.\begin{array}{l}\text { subscript (except for \# and C } \\ \text { registers) }\end{array}\right]$
[Number of Transfers] $\mathbf{W}=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant }\end{array}\right]$
[Description] The MOVW instruction transfers the designated number of words of data, starting from the head of the transfer source registers, to the transfer destination, which starts from the address of the head transfer destination register. The transfer process is carried out 1 word at a time in the direction in which the register number increases.
Although the transfer source will be stored as long as the transfer source and the transfer destination do not overlap, caution is needed when these do overlap.



When the transfer source and transfer destination overlap (1)

Transfer source Transfer destination


When the transfer source and transfer destination overlap (2)
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | 0 | $O$ | $O$ | $O$ |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The word data MW00000 to MW00009 are transferred to MW00100 to MW00109.
MOVW MW00000 $\Longrightarrow$ MW00100 W=00010

| MW00000 | 1234H | $\xrightarrow{\text { Transfer }}$ | MW00100 <br> MW00101 <br> MW00102 | 1234H |
| :---: | :---: | :---: | :---: | :---: |
| MW00001 | 2345 H |  |  | 2345H |
| MW00002 | 3456H |  |  | 3456H |
| $\vdots$ | $\vdots$ |  | $\vdots$ | $\vdots$ |
| MW00009 | 9999H |  | MW00199 | 9999H |

### 4.9.4 XCHG Instruction

| [Format] |  | [Data Table 1] |  | [Data Table 2] |  | [Number of Transfers] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | XCHG | Any integer type register (except for \# and, C registers) Any integer type register with subscript (except for\# and C registers) | $\Rightarrow$ | Any integer type register (except for \# and C registers) Any integer type register with subscript (except for \# and C registers) |  | $\left[\begin{array}{l}\text { Any integer type regist } \\ \text { Any integer type regist } \\ \text { with subscript } \\ \text { Constant }\end{array}\right.$ |

[Description] . The XCHG instruction is used to exchange the contents of data table 1 and data table

[Operation of the Register]

| A | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :--- | :--- | :--- | :--- | :--- |
| O | O | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The contents of MW00000 to MW00009 are exchanged with those of MW00100 MW00109.


## $\cdot$ XCHG MW00000 $\Longrightarrow$ MW00100 $\mathbf{W}=00010$

| MW00000 | 1031H | MW00100 | 2050 H | MW00000 | 2050 H | MW00100 | 1031H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MW00001 | 1032H | MW00101 | 2051H | MW00001 | 2051H | MW00101 | 1032E |
| MW00002 | 1033H | MW00102 | 2052H | MW00002 | 2052H | MW00102 | 1033H |
| MW00003 | 1034H | MW00103 | 2053H | MW00003 | 2053H | MW00103 | 1034H |
| MW00004 | 1035H | MW00104 | 2054H | MW00004 | 2054H | MW00104 | 1035H |
| MW00005 | 1036H | MW00105 | 2055H | MW00005 | 2055H | MW00105 | 1036H |
| MW00006 | 1037H | MW00106 | 2056 H | MW00006 | 2056H | MW00106 | 1037H |
| MW00007 | 1038H | MW00107 | 2057H | MW00007 | 2057H | MW00107 | 1038 H |
| MW00008 | 1039H | MW00108 | 2058H | MW00008 | 2058H | MW00108 | 1039H |
| MW00009 | 1030H | MW00109 | 2059 H | MW00009 | 2059 H | MW00109 | 1030H |

## .9.5 SETW Instruction

[Format]
[Transfer Destination Register No.] [Data to be Transferred] [Number of Transfers]
SETW $\left[\begin{array}{l}\text { Any integer type register (except } \\ \text { for\# and C registers) } \\ \text { Any integer type register with } \\ \text { subscript (except for\# and C } \\ \text { registers) }\end{array}\right] \mathrm{D}=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant }\end{array}\right] \mathrm{W}=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant }\end{array}\right]$
[Description] The SETW instruction stores the data designated as transfer data in all registers designated by the transfer destination register number and the number of transfers. The storage process is carried out by 1 word in the direction of increasing register number.

Transfer data Transfer destination area

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\mathbf{O}$ | $\mathbf{O}$ | $\mathbf{O}$ | $\mathbf{O}$ |

O: stored $\times$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The contents of MW00100 to MW00119 are set to 0 .


## BEXTD Instruction

### 4.9.6 BEXTD Instruction

[Format]
[Transfer Source Register No.]
BEXTD
Any integer typé register Any integer type register with subscript
[Transfer Destination Register No.] Any integer type register (except for \# and C registers) Any integer type register with subscript (except for \# and C registers)
[Number of Transfers]
$\mathrm{B}=$
$=[$ Any integer type register Any integer type register with subscript Constant
[Description]. The BEXTD instruction stores the byte sequence stored in the transfer source regist area byte by byte in the word sequence of the transfer destination register. The upp byte of the transfer destination register is " 0 ."

In the case of BEXTD VW

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The 5 bytes beginning with MW00100 are expanded into five words beginning wit MW00200.

BEXTD MW00100 to MW00200 B=00005


## BPRESS Instruction

[Format]
Transfer Source Register No.] [Transfer Destination Register No.]
[Number of Transfer bytes]
BPRESS
$\left[\begin{array}{l}\text { Any integer type register } \\ \begin{array}{l}\text { Any integer type register } \\ \text { with subscript }\end{array}\end{array}\right]$ to
$\left[\begin{array}{l}\text { Any integer type register } \\ \text { (except for \# and C registers) } \\ \text { Any integer type register with } \\ \text { subscript (except for \# and C } \\ \text { registers) }\end{array}\right] \mathrm{B}=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant }\end{array}\right]$
[Description] The BPRESS instruction stores the lower byte of the word sequence stored in the transfer source register area in the byte sequence of the transfer destination register area. The upper byte of the transfer source register is ignored. This is the reverse of the BEXTD instruction.

In the case of BPRESS VW $\square \square][\square]$ to VW $\triangle \triangle \Delta \Delta \triangle B=N$

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $O$ | $O$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The 5 words beginning with MW00100 are compressed into five bytes beginning with MW00200.



### 4.9.8 BSRCH Instruction

| [Head number of the search range] | [Range word number] | [Search data] | [Search result] |
| :---: | :---: | :---: | :---: |
| Any integer type register Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript <br> Any real number type register <br> Any real number type register with subscript | $\mathrm{W}=\left[\begin{array}{l} \text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant } \end{array}\right.$ | $\mathrm{D}=\left[\begin{array}{l} \text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Any double-length integer } \\ \text { type register } \\ \text { Any double-length integer } \\ \text { type register with subscript } \\ \text { Any real number type } \\ \text { register } \\ \text { Any real number type } \\ \text { register with subscript } \\ \text { Constant } \end{array}\right]$ | $R=\left[\begin{array}{l} \text { Any integer' type regist } \\ \text { (except for \# and C } \\ \text { registers) } \\ \text { Any integer type regist } \\ \text { with subscript (except f } \\ \text { \# and C registers) } \\ \\ \\ \end{array}\right.$ |

[Description] The BSRCH instruction uses a binary search method to search for the specified data in the specified search range. The search results (offset number of the search range head register number of matched data) are stored in the specified register.
Before the execution of the BSRCH instruction, it is necessary that the data in the search range be sorted in ascending order. If this is not done, the result will not be correct.
In addition, the result will not be correct if there are two or more identical data. If no matched data is found, "-1" is stored.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\mathbf{O}$ | O | $\mathbf{O}$ | O |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Data matching with 01234 are searched for in registers MW00100 to MW00199, and the result is stored in register DW00000.
BSRCH MW00100 W=100 D=01234 R=DW00000

MW00100
MW00101
MW00102

| 98765 |
| :---: |
| 34567 |
| 01234 |
| $\vdots$ |
| $\vdots$ |
| 00000 |



SORT Instruction
[Format] [Head number of the sort range]
SORT [Any integer type register (except for \# and C registers) Any integer type register with subscript Any double-length integer type register (except for \# and C registers)
Any double-length integer type register with subscript
Any real number type register (except for \# and C registers)
Any real number type register with subscript
[Number of range registers]
$W=$ Any integer type register Any integer type register with subscript Any double-length integer type register Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript
[Description] The SORT instruction arranges data in the specified register range in ascending order.

## [Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The data in registers MW00100 to MW00199 are sorted in ascending order.
SORT MW00100 W=00020
4.9.10 SHFTL instruction and SHFTR Instruction
[Format]

[Number of Shifts]
[Bit Width]
$\mathrm{W}=\left[\begin{array}{l}\text { Any integer type registe } \\ \text { Any integer type registe } \\ \text { with subscript } \\ \text { Constant }\end{array}\right.$
[Description] The SHIFTL (SHIFTR) instruction shifts to the left (right) by only the specified num: of shifts the bit sequence specified by head bit address and bit width.
As shown in Fig. 4.6, bit data that overflows the bit width is thrown away, and insufficie bits become 0 .


Fig. 4.6 The SHIFT Operation
[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\mathbf{O}$ | 0 | 0 | 0 |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] (1) SHFTL A ten-bit wide section of data with MB00000A (bit A of MW00000) as t head is shifted five bits to the left.

[Format]
[Transfer Source Register No.] [Transfer Destination Register No.] COPYW $\left[\begin{array}{l}\text { Any bit type register } \\ \text { Any bit type register } \\ \text { with subscript }\end{array}\right] \quad \mathrm{N}=\left[\begin{array}{l}\text { Any bit type register } \\ \text { (except for \# and C registers) } \\ \text { Any bit type register with subscript } \\ \text { (except for \# and C registers) }\end{array}\right] \quad \mathrm{W}=\left[\begin{array}{l}\text { Any integer type register } \\ \text { Any integer type register } \\ \text { with subscript } \\ \text { Constant }\end{array}\right]$
[Description] The COPYW instruction transfers the specified number of word data to the head of the transfer destination register from the head of the transfer source register. The transfer operation copies the data in a block from the transfer source to the transfer destination. Even if there is overlap between the transfer source and the transfer destination, the full transfer data block is copied to the transfer destination.

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $O$ | $O$ | 0 | 0 |

O: stored $\times$ : not stored

* : indeterminate (Stored or not stored depending on the case.)
[Examples(s)] The word data of MW00000 to MW00009 are transferred to MW00100 to MW00109.
COPYW MW00000 => MW00100 W=00010

| MW00000 | 1032H | After transfer$\qquad$ | MW00100 <br> MW00101 <br> MW00102 | 1032H |
| :---: | :---: | :---: | :---: | :---: |
| MW00001 | 1133H |  |  | 1133 H |
| MW00002 | 1234 H |  |  | 1234 H |
|  | $\vdots$ |  |  | $\vdots$ |
| MW00008 | 1841H |  | MW00108 | 1841H |
| MW00009 | 1842H |  | MW00109 | 1842H |

### 4.9.12 BSWAP Instruction

[Format]
[Target register number]
BSWAP $\left[\begin{array}{l}\text { Any bit type register } \\ \text { (except for \# and C registers) } \\ \text { Any bit type register with subscript } \\ \text { (except for \# and C registers) }\end{array}\right]$

Description] The BSWAP instruction swaps the upper and lower bytes of the specified register.
(Target register)
In the case of BSWAP VW

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| O | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The upper and lower bytes of MW00100 to MW00102 are swapped.

```
FOR I = 00000 to 00002 by 00001
BSWAP MW00100 i
FEND
```

|  | Upper | Lower |  |  | Upper | Lower |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MW00100 | 12H | 34H | $\Rightarrow$ | MW00100 | 34H | 12 H |
| : | Before swap |  |  |  | After swap |  |


| MW00101 | Upper | Lower | $\Rightarrow$ | MW00101 | Upper | Lower |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 13H | 44H |  |  | 44H | 13 H |
|  | Before |  |  |  | After |  |



## .10 Basic Function Instructions

.10.1 SQRT Instruction
[Format] SQRT
[Description] This instruction leaves the square root of integer type or real number type data as the operation result. The input unit and the output result will differ according to whether the data are of an integer type or a real number type. This instruction cannot be used for double-length integer type data.

## Integer Type Data

The operation result will differ slightly from the square root in mathematical terms.
To be more precise, the operation result is expressed by the following formula:
$32768 \times \operatorname{sign}(\mathrm{A}) \times \operatorname{SQRT}(|\mathrm{A}| / 32768)$
$\operatorname{sign}(A): \operatorname{sign}$ of register $A$
$|A|$ : absolute value of register $A$
That is, the operation result will be equal to the mathematical square root multiplied by $128 \sqrt{2}$ (approx. 181.02). When the input is a negative number, the square root of the absolute value is determined and the negative of this square root is left as the operation result in the A register.
The maximum operation error of the output value is $\pm 2$.

## Real Number Type Data

The immediately preceding operation result ( $F$ register) is used as the input and the square root thereof is left in the $F$ register. When the input is a negative number the square root of the absolute value is determined and the negative of this square root is left as the operation result in the A register. This instruction can be used inside a real number type operation.
[Operation of the Register]
Integer type data

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $O$ | $O$ | $O$ | $O$ |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
Real number type data

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\times$ | $O$ | $O$ | $O$ |

: stored $\times:$ not stored
$*:$ indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer type data
When the input is a positive number

| $-\underset{(00064)}{\text { MW00100 }}$ | SQRT |
| :---: | :---: |$\Longrightarrow \underset{(01448)}{\text { MW00102 }}$

When the input is a negative number
$\left.\begin{array}{|cc|}\hline \text { MW00100 } \\ (-00064)\end{array}\right) \quad \Longrightarrow \underset{(-01448)}{\substack{\text { MW00102 } \\ \hline}}$

Real number type data
When the input is a positive number
\(\underset{\substack{If <br>

(64.0)}}{\Longrightarrow} \quad \Longrightarrow\)| DF00202 |
| :---: |
| $(8.0)$ |

When the input is a negative number

| II DF00200 <br> $(-64.0)$ | SQRT |
| :---: | :---: |$\Longrightarrow$| DF00202 |
| :---: |
| $(-8.0)$ |

### 4.10.2 SIN Instruction

[Format] SIN
[Description] This instruction leaves the sine of integer type or real number type data as the operati result. The input unit and the output result will differ according to whether the de are of an integer type or a real number type. This instruction cannot be used for doub length integer type data.

## Integer Type Data

This instruction can be used in the range -327.68~327.67 degrees. T immediately preceding operation result (A register) is used as the input ( $1=0$. degrees) and the operation result is left in the A register.
Upon output, the operation result is multiplied by 10000 .
If a number outside the range -327.68 to 327.67 is mistakenly entered, a corre result will not be obtained. For example, if 360.00 is entered, a result of - 295 . degrees is output.

## Real Number Type Data

The immediately preceding operation result ( $F$ register) is used as the input ( $u$ $=$ degrees) and the sine thereof is left in the F register. This instruction can used inside a real number type operation.
[Operation of the Register]
Integer type data

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\overline{\mathrm{I}}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times \mathrm{X}$ | O | O | O | O |

$O$ : stored $\times$ : not stored $*$ : indeterminate (Stored or not stored depending on the case.)
Real number type data

| A | $\mathbf{F}$ | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | X | O | O | O |

[Example(s)] Integer type data

| $-\mathrm{MW00100}$ |
| :---: | :---: |
| $\mathbf{( 0 3 0 0 0 )}$ |$\quad \Longrightarrow$| SIN |
| :---: |
| $\mathbf{( 0 5 0 0 0 )}$ |

> Input $\theta=30$ degrees $(M W 00100=30 \times 100=3000)$
> Output $\operatorname{SIN}(\theta)=0.50($ MW00102 $=0.50 \times 10000=5000)$

Real number type data
$\underset{(\mathbf{3 0 . 0})}{\mathrm{IH} \text { DF00200 SIN }} \quad \Longrightarrow \underset{(0.5)}{\text { DF0202 }}$

## .10.3 COS Instruction

[Format] COS
[Description] This instruction leaves the cosine of integer type or real number type data as the operation result. The input unit and the output result will differ according to whether the data are of an integer type or a real number type. This instruction cannot be used for double-length integer type data.

## Integer Type Data

This instruction can be used in the range -327.68~327.67 degrees. The immediately preceding operation result (A register) is used as the input ( $1=0.01$ degrees) and the operation result is left in the A register.
Upon output, the operation result is multiplied by 10000.
If a number outside the range -327.68 to 327.67 is mistakenly entered, a correct result will not be obtained. For example, if 360.00 is entered, a result of -295.36 degrees is output.

## Real Number Type Data

The immediately preceding operation result ( F register) is used as the input (unit $=$ degrees) and the cosine thereof is left in the $F$ register. This instruction can be used inside a real number type operation.
[Operation of the Register]
Integer type data

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $O$ | $O$ | $O$ |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
Real number type data

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\times$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored

* : indeterminate (Stored or not stored depending on the case.)
[Example(s)] Integer type data

| $-\mathrm{MW00100}$ |
| :---: | :---: |
| $(06000)$ |$\quad$ COS $\quad \Longrightarrow \underset{(05000)}{\text { MW00102 }}$

Input $\theta=60$ degrees (MW00100 $=60 \times 100=6000$ )
Output $\operatorname{COS}(\theta)=0.50(\mathrm{MW} 00102=0.50 \times 10000=5000)$
Real number type data

| DF00200 | COS |
| :---: | :---: |$\Longrightarrow \underset{(0.5)}{\text { DF00202 }}$


| TAN Instruction |
| :---: |
| ASIN Instruction |
| ACOS Instruction |

### 4.10.4 TAN Instruction

[Format] TAN
[Description]. With the TAN instruction, the immediately preceding operation result (F register) used as the input (unit = degrees) and the tangent thereof is left in the $\mathbf{F}$ register. Th instruction can be used inside a real number type operation.
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | $\times$ | O | O | $\bigcirc$ |

O: stored $\times$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The tangent of the input value ( $\theta=45.0$ degrees) [TAN $(\theta)=1.0$ ] is calculated.


### 4.10.5 ASIN instruction

[Format] ASIN
[Description] With the ASIN instruction, the immediately preceding operation result ( $\mathbf{F}$ register) used as the input (unit = degrees) and the arc sine thereof is left in the F register. Th instruction can be used inside a real number type operation.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O}$ | $\times$ | $O$ | $O$ | $O$ |

O: stored $X$ : not stored * : indeterminate (Stored or not stored depending on the case.)
[Example(s)] The arc sine of the input value $(\theta=0.5)[\operatorname{ASIN}(0.5)=\theta=30.0$ degrees] is calculate

| $\qquad-$ DF00200 |  |  |
| :--- | :--- | :--- |
| $(0.5)$ <br> ASIN |  | $\vdots$ |
|  |  | $\Rightarrow \underset{(30.0)}{\text { DF00202 }}$ |

### 4.10.6 ACOS Instruction

[Format] ACOS
[Description] With the ACOS instruction, the immediately preceding operation result ( F register) used as the input (unit = degrees) and the arc cosine thereof is left in the F registe This instruction can be used inside a real number type operation.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | $\times$ | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The arc cosine of the input value $(\theta=0.5)[\operatorname{ACOS}(0.5)=\theta=60.0$ degrees] is calculate

| $1-$ DF00200 <br> $(0.5)$ |  |  |
| :--- | :--- | :--- |
| ACOS |  |  |$\quad$| $\Rightarrow$ |
| :---: |

### 10.7 ATAN Instruction

[Format] ATAN
[Description] This instruction leaves the arc tangent of integer type or real number type data as the operation result. The input unit and the output result will differ according to whether the data are of an integer type or a real number type. This instruction cannot be used for double-length integer type data.

## Integer Type Data

This instruction can be used in the range -327.68 to 327.67. The immediately preceding operation result (A register) is used as the input ( $1=0.01$ ) and the operation result is left in the $A$ register.
Upon output, the operation result is multiplied by 100 degrees.

## Real Number Type Data

The immediately preceding operation result ( $F$ register) is used as the input and the arc tangent thereof (unit = degrees) is left in the $\mathbf{F}$ register. This instruction can be used inside a real number type operation.
[Operation of the Register]
Integer type data

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\bigcirc$ | $O$ | $O$ |

O: stored $\times$ : not stored

* : indeterminate (Stored or not stored depending on the case.)

Real number type data

| A | F | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| O | X | O | 0 | 0 |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer type data

| - MW00100 |  |
| :--- | :--- |
| $(00100)$ |  |
| ATAN | $\Rightarrow$ MW00102 |
|  | $(04500)$ |

Input $X=1.00(M W 00100=1.00 \times 100=100)$
Output $\theta=45$ degrees $(M W 00102=45 \times 100=4500)$
Real number type data
$\|-$ DF00200
$(1.0)$
ATAN $\quad \Rightarrow$ DF00202

### 4.10.8 EXP Instruction

[Format] EXP
[Description] With the EXP instruction, the immediately preceding operation result (F register) used as the input ( $x$ ) and the natural logarithmic base (e) to the power of the inp value ( $e^{x}$ ) is left in the $F$ register as the operation result. This instruction can be us only inside a real number type operation.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | X | O | O | O |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] e(=2.7183) to the power of the input value $(x=1.0)$ is calculated.

| $\\| \underset{(1.0)}{\text { DF00200 }}$ | $\Longrightarrow \underset{(2.7183)}{\text { DF00202 }}$ |
| :---: | :---: |

### 4.10.9 LN Instruction

[Format] LN
[Description] With the LN instruction, the immediately preceding operation result ( $F$ register) used as the input ( $\mathbf{x}$ ) and the natural logarithm (Loge ${ }^{\mathrm{x}}$ )thereof is left in the $\mathbf{F}$ register the operation result. This instruction can be used inside a real number type operatio
[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | J |
| :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Calculate the natural logarithm of the input value $(x=10.0)\left[\log _{e}(x)=2.3026\right]$.

| $\xrightarrow[(10.0)]{\text { DF00200 }} \text { LN }$ | $\Longrightarrow \underset{(2.3026)}{\text { DF00202 }}$ |
| :---: | :---: |

### 4.10.10 LOG Instruction

[Format] LOG
[Description] With the LOG instruction, the immediately preceding operation result ( $F$ register) used as the input ( $x$ ) and the common logarithm ( $\log 10^{x}$ ) thereof is left in the $F$ regist as the operation result. This instruction can be used inside a real number type operatio
[Operation of the Register]

| A | F | $\mathbf{B}$ | I | J |
| :---: | :---: | :---: | :---: | :---: |
| O | $\times$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The common logarithm of the input value $(x=10.0)[\log 10(x)=1.0]$ is calculated.

| $\substack{\text { II DF00200 } \\ (10.0)}$ | LOG |
| :---: | :---: |$\underset{(1.0)}{\text { DF00202 }}$

## 11 DDC Instructions

### 11.1 DZA Instruction

[Format] [Designated Dead Zone Value]
DZA [Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript
Subscript register
Constant
[Description] The DZA instruction executes a dead zone operation on integer, double-length integer, or real number type data. Where X is the input value, D is the designated dead zone value, and $Y$ is the output value, the following operation is performed:
(a) $Y=X(|X| \geqq|D|)$
(b) $Y=0(|X|<|D|)$


Fig. 4.7 Operation of the DZA Instruction
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $*_{1}$ | $*^{2}$ | O | O | O | $\bigcirc$ : stored $\times:$ not stored * : indeterminate

(Stored or not stored depending on the case.)
${ }^{*}$ : Will not be stored if the operation starts with a $1-$. Will be stored if the operation does not start with a 14 .
*2: Will not be stored if the operation starts with all. Will be stored if the operation does not start with a $\#$.
[Example(s)] Integer type operation
$\left.\begin{array}{|cc|}\hline \begin{array}{|c|c|}\hline \text { MW00100 } \\ (00150) \\ (00050)\end{array} & \\ \text { DZA 00100 } & \\ & \text { MW00102 } \\ & (00150) \\ & (00000)\end{array}\right] \longleftarrow$ Outside dead zone

Double-length integer type operation

```
- ML00100
    (200000)
    (050000)
DZA 100000
```

Real number type operation


### 4.11.2 DZB Instruction

[Format]

## [Designated Dead Zone Value]

DZB
[Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript Subscript register
Constant
[Description] The DZB instruction executes a dead zone operation on integer, double-length integ or real number type data. Where X is the input value, D is the designated dead zo value, and Y is the output value, the following operation is performed:
(a) $Y=X-|D|(|X| \geqq|D|, X \geqq 0)$
(b) $Y=X+|D|(|X| \geqq|D|, X \leqq 0)$
(c) $\mathrm{Y}=0(|\mathrm{X}|<|\mathrm{D}|)$


Fig. 4.8 Operation of the DZB instruction
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*} 1$ | ${ }^{*}$ |  | O | O |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
${ }^{1}$ : Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
+2: Will not be stored if the operation starts with a $l \mid$. Will be stored if the operation does not start with a $\|$.
[Example(s)] Integer type operation

| $\begin{aligned} & \vdash-\mathrm{MW} 00100 \\ & (00150) \\ & (00050) \end{aligned}$ |  |  |
| :---: | :---: | :---: |
| DZB 00100 | $\begin{gathered} \Rightarrow \text { MW00102 } \\ \\ \\ (00050) \\ \\ (00000) \end{gathered}$ | $\longleftarrow$ Outside dead zone <br> $\longleftarrow$ Within dead zone |

Double-length integer type operation

| $\vdash$ ML00100 <br> $(200000)$ <br> $(050000)$ |  |
| :---: | :---: |
| DZB 100000 | $\Rightarrow$ ML00102 |
|  | $(100000)$ |
|  | $(000000)$ |

Real number type operation


### 4.11.3 LIMIT Instruction

[Format]

## [Lower Limit]

LIMIT Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register with subscript
Any real number type register
Any real number type register with subscript
Subscript register
Constant

## [Upper Limit]

Any integer type register
Any integer type register with subscript
Any double-length integer type register
Any double-length integer type register wi subscript
Any real number type register
Any real number type register with subscript Subscript register
Constant
[Description] The LIMIT instruction executes an upper/lower limit operation on integer, double-leng integer, or real number type data. The following operation is performed:
(a) $\mathrm{Y}=\mathrm{A}(\mathrm{X}<\mathrm{A})$
(b) $Y=X(A \leqq X \leqq B)$
(c) $\mathrm{Y}=\mathrm{B}(\mathrm{B}<\mathrm{X})$

Where X is the innut value. A is the lower limit, B is the upper limit, and Y is the outp


Fig. 4.9 Operation of the LIMIT Instruction
[Operation of the Register]

| A | F | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | $*_{2}$ | $O$ | $O$ | $O$ | : stored $\times$ : not stored * : indeterminate

(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
${ }^{*} 2$ : Will not be stored if the operation starts with a $\Vdash$. Will be stored if the operation does not start with a $\Vdash$.
[Example(s)] ■ Integer type operation

| -MW00100 |  |
| :--- | :--- | :--- |
| LIMIT -00100 | 00100 |$\quad \Rightarrow$ MW00102


| Input (MW00100) | Output (MW0010) |
| :--- | :--- |
| $-100>$ MW00100 | -00100 (under the lower limit) |
| $-100 \leqq$ MW00100 $\leqq 100$ | Value of MW00100 (within the upper and lower limits) |
| MW00100 $>100$ | 00100 (above the upper limit) |

Double-length integer type operation

| -ML00100 |  | $\Rightarrow$ ML00102 |
| :--- | :--- | :--- |


| Input (ML00100) | Output (ML00102) |
| :--- | :--- |
| $-100000>$ ML00100 | -100000 (under the lower limit) |
| $-100000 \leqq$ ML00100 $\leqq 100000$ | Value of ML00100 (within the upper and lower limits) |
| ML00100>100000 | 100000 (above the upper limit) |

Real number type operation

```
\(\|\) MF00200
LIMIT -100.0 \(100.0 \quad \Rightarrow\) MF00202
```

| Input (MF00200) | Output (MF00202) |
| :--- | :--- |
| $-100.0>$ DF00100 | -100.0 (under the lower limit) |
| $-100.0 \leqq$ DF00100 $\leqq 100.0$ | Value of MF00200 (within the upper and lower limits) |
| DF00100>100.0 | 100.0 (above the upper limit) |

## PI Instruction

### 4.11.4 PI Instruction

[Format]

## [ Head Address of Parameter Table]

PI $\left[\begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The PI instruction executes a PI operation in accordance with the contents of parameter table that is set in advance. The input ( $X$ ) to the PI operation must be a integer type or real number type value. The configuration of the parameter table wil differ according to whether the parameters are of an integer type or of a real numbe type. Double-length integer type parameters cannot be used (operations will b performed with each parameter being handled as an integer consisting of the lower 1 bits).
Table 4.17 Table of Integer Type PI Instruction Parameters

| ADR | Type | Symbol | Name | Specification | U/O |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | Kp | P gain | Gain of the P correction (a gain of 1 is set to 100 ) | IN |
| 2 | W | Ki | Integration adjustment gain | Gain of the integration circuit input (a gain of 1 is set to 100) | IN |
| 3 | W | Ti | Integration time | Integration time (ms) | IN |
| 4 | W | IUL | Upper integration limit | Upper limit for the I correction value | IN |
| 5 | W | ILL | Lower integration limit | Lower limit for the I correction value | IN |
| 6 | W | UL | Upper PI limit | Upper limit for the P+I correction value | IN |
| 7 | W | LU | Lower PI limit | Lower limit for the P+I correction value | IN |
| 8 | W | DB | PI output dead band | Width of the dead band for the P+I correction value | IN |
| 9 | W | Y | PI output | PI correction output (also output to the A register) | OUT |
| 10 | W | Yi | I correction value | Storage of the I correction value | OUT |
| 11 | W | IREM | I remainder | Storage of the I remainder | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :--- | :--- | :--- | :--- |
| 0 | IRST | Integration reset | "ON" is input when integration is reset. | IN |
| 1 to 7 |  | (Reserve) | Reserve relay for input | IN |
| 8 to $\mathbf{F}$ | - | (Reserve) | Reserve relay for output | OUT |

Table 4.18 Table of Real Type PI Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | W | RLY | Relay I/O | Relay input, relay output ${ }^{* 1}$ | IN/OUT |
| 1 | W | - | Reserve) | Reserve register | - |
| 2 | F | Kp | P gain | Gain of the P correction | IN |
| 4 | F | Ki | Integration adjustment gain | Gain of the integration circuit input | IN |
| 6 | F | Ti | Integration time | Integration time $(\mathrm{s})$ | IN |
| 8 | F | IUL | Upper integration limit | Upper limit for the I correction value | IN |
| 10 | F | ILL | Lower integration limit | Lower limit for the I correction value | IN |
| 12 | F | UL | Upper PI limit | Upper limit for the P+I correction value | IN |
| 14 | F | LL | Lower PI limit | Lower limit for the P+I correction value | IN |
| 16 | F | DB | PI output dead band | Width of the dead band for the P+I correction value | IN |
| 18 | F | Y | PI output | PI correction output (also output to the $A$ register) | OUT |
| 20 | F | Yi | I correction value | Storage of the I correction value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :--- | :--- | :--- | :--- |
| 0 | IRST | Integration reset | "ON" is input when integration is reset. | IN |
| 1 to 7 | - | Reserve) | Reserve relay for input | IN |
| 8 to F | - | Reserve) | Reserve relay for output | OUT |

Here, the PI operation is expressed as follows:

$$
\begin{aligned}
& \frac{\mathrm{Y}}{\mathrm{X}}= \mathrm{Kp}+\mathrm{Ki} \times \frac{1}{\mathrm{Ti} \times \mathrm{S}} \\
& \mathrm{X}: \text { deviation input value } \\
& \mathrm{Y}: \text { output value }
\end{aligned}
$$

The following operation is performed within the PI instruction:

$$
\mathrm{Y}=\mathrm{Kp} \times \mathrm{X}+\left\{(\mathrm{Ki} \times \mathrm{X}+\mathrm{IREM}) / \frac{\mathrm{Ti}}{\mathrm{Ts}}+\mathrm{Yi}^{\prime}\right\}
$$

Yi' : previous I output value Ts : scan time set value

## Block Diagram



When the P+J correction value reaches the upper or lower Pi limit (UL, LL) or the PI dead band (DB)
When the present $P$ correction value and the $I$ correction value are the same in sign (diverging), the $I$ correction value is not renewed but is kept at the previous value. Oppositely, if the $P$ and I correction values are opposite in sign (converging towards 0 ), the $I$ correction value is renewed by the present value.
When the integration reset (IRST) is "ON"
$\mathrm{Yi}=0$ and IREM $=0$ are output
[Operation of the Register]

| A | F | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{*} 1$ | ${ }^{*} \mathbf{2}$ | $O$ | O | O |

O: stored $X$ : not stored
: indeterminate
(Stored or not stored depending on the case.)

* : Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\Vdash^{-}$. Will be stored if the operation does not start with a $\Vdash$.
[Example(s)] Integer type operation MW00100 to MW00111 are used for the parameter table.


Real number type operation MF00200 to MF00220 are used for the parameter table.


## PD Instruction

### 4.11.5 PD Instruction

[Format]

## [ Head Address of Parameter Table]

PD $\left[\begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The PD instruction executes a PD operation in accordance with the contents of parameter table that is set in advance. The input ( X ) to the PD operation must be a integer type or real number type value. The configuration of the parameter table wil differ according to whether the parameters are of an integer type or of a real numbe type. Double-length integer type parameters cannot be used (operations will be performed with each parameter being handled as an integer consisting of the lower 1 f bits).

Table 4.19 Table of Integer Type PD Instruction Parameters

| ADR | Type | Symbol | Name | Specification | 1/O |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | W | RLY | Relay 1/O | Relay input, relay output *1 | IN/OUI |
| 1 | W | Kp | P gain | Gain of the P correction (a gain of 1 is set to 100) | IN |
| 2 | W | Kd | D gain | Gain of the differentiation circuit input (a gain of 1 is set to 100) | IN |
| 3 | W | Td1 | Divergence differentiation time | The differentiation time ( ms ) used in the case of diverging input. | IN |
| 4 | W | Td2 | Convergence differentiation time | The differentiation time (ms) used in the case of converging input. | IN |
| 5 | W | UL | Upper PD limit | Upper limit for the P+D correction value | IN |
| 6 | W | LL | Lower PD limit | Lower limit for the P+D correction value | IN |
| 7 | W | DB | PD output dead band | Width of the dead band for the P+D correction value | IN |
| 8 | W | Y | PD output | PD correction output (also output to the A register) | OUT |
| 9 | W | X | Input value storage | Storage of the present deviation input value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :--- | :--- | :--- | :--- |
| 0 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to F | - | (Reserve) | Reserve relay for output | OUT |

Table 4.20 Table of Real Type PD Instruction Parameters

|  |  | Symbol | Name | Specification | IO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W |  | (Reserve) | Reserve register |  |
| 2 | F | Kp | P gain | Gain of the P correction | IN |
| 4 | F | Kd | D gain | Gain of the differentiation circuit input | IN |
| 6 | F | Td1 | Divergence differentiation time | The differentiation time (s) used in the case of diverging input. | IN |
| 8 | F | Td2 | Convergence differentiation time | The differentiation time (s) used in the case of converging input. | IN |
| 10 | F | UL | Upper PD limit | Upper limit for the P+D correction value | IN |
| 12 | F | LL | Lower PD limit | Lower limit for the P+D correction value | IN |
| 14 | F | DB | PD output dead band | Width of the dead band for the P+D correction value | IN |
| 16 | F | Y | PD output | PD correction output (also output to the A register) | OUT |
| 18 | F | X | Input value storage | Storage of the present deviation input value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :--- | :--- | :--- | :--- |
| 0 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to $F$ | - | (Reserve) | Reserve relay for output | OUT |

Here, the PD operation is expressed as follows:

$$
\frac{Y}{X}=K p+K d \times T d \times S
$$

$$
X \text { : deviation input value } \quad Y \text { : output value }
$$

The following operation is performed within the PD instruction:

$$
Y=K p \times X+K d \times\left(X-X^{\prime}\right) \times \frac{T d}{T s}
$$

Xi' : previous input value Ts : scan time set value

## Block Diagram



When the change in deviation output ( $\mathbf{X}-\mathrm{X}^{\prime}$ ) and the previous deviation input ( $\mathrm{X}^{\prime}$ ) are the same in sign (diverging) in the differentiation (D) operation

The divergence differentiation time (Td1) is used as the differentiation time.
When the change in deviation output ( $X-X^{\prime}$ ) and the previous deviation input ( $X^{\prime}$ ) are opposite in sign (converging) in the differentiation (D) operation

The convergence differentiation time (Td2) is used as the differentiation time.
[Operation of the Register]

| $\mathbf{A}$ | F | B | I | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\star_{1}$ | $\star_{2}$ | O | O | O |

O: stored $X$ : not stored * : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\|-$. Will be stored if the operation does not start with a $\|$.
[Example(s)] Integer type operation MW00100 to MW00109 are used for the parameter table.


Real number type operation MF00200 to MF00218 are used for the parameter table.


## PID Instruction

### 4.11.6 PID Instruction

[Format] [ Head Address of Parameter Table]
PID $\left[\begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The PID instruction executes a PID operation in accordance with the contents of parameter table that is set in advance. The input ( X ) to the PID operation must be ar integer type or real number type value. The configuration of the parameter table wil differ according to whether the parameters are of an integer type or of a real numbe type. Double-length integer type parameters cannot be used (operations will be performed with each parameter being handled as an integer consisting of the lower 18 bits).

Table 4.21 Table of Integer Type PID Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | W | RLY | Relay 1/O | Relay input, relay output ${ }^{+1}$ | IN/OUT |
| 1 | W | Kp | P gain | Gain of the P correction (a gain of 1 is set to 100) | IN |
| 2 | W | Ki | I gain | Gain of the integration circuit input (a gain of 1 is set to 100) | IN |
| 3 | W | Kd | D gain | Gain of the differentiation circuit input (a gain of 1 is set to 100) | IN |
| 4 | W | Ti | Integration time | Integration time (ms) | IN |
| 5 | W | Td1 | Divergence differentiation time | The differentiation time (ms) used in the case of diverging input. | IN |
| 6 | W | Td2 | Convergence differentiation time | The differentiation time (ms) used in the case of converging input. | IN |
| 7 | W | IUL | Upper integration limit | Upper limit for the I correction value | IN |
| 8 | W | ILL | Lower integration limit | Lower limit for the I correction value | IN |
| 9 | W | UL | Upper PID limit | Upper limit for the P+I+D correction value | IN |
| 10 | W | LL | Lower PID limit | Lower limit for the P+I+D correction value | IN |
| 11 | W | DB | PID output dead band | Width of the dead band for the P+I+D correction value | IN |
| 12 | W | Y | PID output | PID correction output (also output to the A register) | OUT |
| 13 | W | Yi | I correction value | Storage of the I correction value | OUT |
| 14 | W | IREM | I remainder | Storage of the I remainder | OUT |
| 15 | W | X | Input value storage | Storage of the present deviation input value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :--- | :--- | :--- | :--- |
| 0 | IRST | Integration reset | "ON" is input when integration is reset. | IN |
| 1 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to $\mathbf{F}$ | - | (Reserve) | Reserve relay for output | OUT |

Table 4.22 Table of Real Type PID Instruction Parameters

| ADR |  | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | - | (Reserve) | Reserve register | - |
| 2 | F | Kp | P gain | Gain of the P correction | IN |
| 4 | F | Ki | I gain | Gain of the integration circuit input | IN |
| 6 | F | Kd | D gain | Gain of the differentiation circuit input | IN |
| 8 | F | Ti | Integration time | Integration time (s) | IN |
| 10 | F | Td1 | Divergence differentiation time | The differentiation time (s) used in the case of diverging input. | IN |
| 12 | F | Td2 | Convergence differentiation time | The differentiation time (s) used in the case of converging input. | IN |
| 14 | F | IUL | Upper integration limit | Upper limit for the I correction value | IN |
| 16 | F | ILL | Lower integration limit | Lower limit for the I correction value | IN |
| 18 | F | UL | Upper PID limit | Upper limit for the $\mathrm{P}+\mathrm{I}+\mathrm{D}$ correction value | IN |
| 20 | F | LL | Lower PID limit | Lower limit for the P $+\mathrm{I}+\mathrm{D}$ correction value | IN |
| 22 | F | DB | PID output dead band | Width of the dead band for the $\mathrm{P}+\mathrm{I}+\mathrm{D}$ correction value | IN |
| 24 | F | Y | PID output | PID correction output (also output to the A register) | OUT |
| 26 | F | Yi | I correction value | Storage of the I correction value | OUT |
| 28 | F | X | Input value storage | Storage of the present deviation input value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :---: |
| 0 | IRST | Integration reset | "ON" is input when integration is reset. | IN |
| 1 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to F | - | (Reserve) | Reserve relay for output | OUT |

Here, the PID operation is expressed as follows:

$$
\frac{\mathrm{Y}}{\mathrm{X}}=\mathrm{Kp}+\mathrm{Ki} \times \frac{1}{\mathrm{Ti} \times \mathrm{S}}+\mathrm{Kd} \times \mathrm{Td} \times \mathrm{S}
$$

$X$ : deviation input value
Y: output value
The following operation is performed within the PID instruction:

$$
\mathrm{Y}=\mathrm{Kp} \times \mathrm{X}+\left\{(\mathrm{Ki} \times \mathrm{X}+\mathrm{IREM}) / \frac{\mathrm{Ti}}{\mathrm{Ts}}+\mathrm{Yi}^{\prime}\right\}+\mathrm{Kd} \times\left(\mathrm{X}-\mathrm{X}^{\prime}\right) \times \frac{\mathrm{Td}}{\mathrm{Ts}}
$$

$\mathrm{X}^{\prime}$ : previous input value
Yi' : previous I output value
Ts : scan time set value

## Block Diagram



When the P+I+D correction value reaches the upper or lower PID limit (ULL, LL) or the PID dead band (DB) When the present $P$ correction value and the I correction value are the same in sign (diverging), the $I$ correction value is not renewed but is kept at the previous value. Oppositely, if the $P$ and I correction values are opposite in sign (converging towards 0 ), the I correction value is renewed with the present value.

Whein the change in deviation output ( $X-X^{\prime}$ ) and the previous deviation input ( $X^{\prime}$ ) are the same in sign (diverging) in the differentiation (D) operation

The divergence differentiation time (Td1) is used as the differentiation time.

When the change in deviation output ( $X-X^{\prime}$ ) and the previous deviation input ( $X^{\prime}$ ) are opposite in sign (converging) in the differentiation (D) operation

The convergence differentiation time (Td2) is used as the differentiation time.

When the integration reset (IRST) is "ON"
$\mathrm{Yi}=0$ and $\mathrm{IREM}=0$ are output.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\star_{1}$ | ${ }^{2}$ | 0 | $O$ | $O$ |

$\bigcirc$ : stored $\times$ not stored

* : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a - . Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a ${ }^{-}$. Will be stored if the operation does not start with a $\Vdash$.
[Example(s)] Integer type operation
MW00100 to MW00115 are used for the parameter table.


Real number type operation
MF00200 to MF00228 are used for the parameter table.


### 11.7 LAG Instruction

[Format]

$$
\text { LAG }\left[\begin{array}{l}
{[\text { Head Address of Parameter Table ] }} \\
\text { Register address (except for \# and C registers) } \\
\text { Register address with subscript (except for \# and C registers) }
\end{array}\right]
$$

[Description] The LAG instruction computes the first-order lag in accordance with the contents of a parameter table that is set in advance. The input ( X ) to the LAG operation must be an integer type or real number type value. The configuration of the parameter table will differ according to whether the parameters are of an integer type or of a real number type. Double-length integer type parameters cannot be used (operations will be performed with each parameter being handled as an integer consisting of the lower 16 bits).

Table 4.23 Table of Integer Type LAG Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | W | RLY | Relay I/O | Relay input, relay output *S ${ }^{\text {a }}$ | IN/OUT |
| 1 | W | T | First-order lag time constant | First-order lag time constant (ms) | IN |
| 2 | W | Y | LAG output | LAG output (also output to the A register) | OUT |
| 3 | W | REM | Remainder | Storage of remainder | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | DO |
| :---: | :---: | :--- | :--- | :--- |
| 0 | IRST | LAG reset | "ON" is input when LAG is reset. | IN |
| 1 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to F | - | (Reserve) | Reserve relay for output | OUT |

Table 4.24 Table of Real Type LAG Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | - | (Reserve) | Reserve register |  |
| 2 | F | T | First-order lag time constant | First-order lag time constant (s) | IN |
| 4 | F | Y | LAG output | LAG output (also output to the F register) | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | IO |
| :---: | :---: | :--- | :--- | :--- |
| 0 | IRST | LAG reset | "ON" is input when LAG is reset. | IN |
| 1 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to F | - | (Reserve) | Reserve relay for output | OUT |

Here, the LAG operation is expressed as follows:

$$
\frac{Y}{X}=\frac{1}{1+T \times S} \quad ; \text { ie. } \mathrm{T} \times(\mathrm{dY} / \mathrm{dt})+\mathrm{Y}=\mathrm{X}
$$

The following operation is performed within the LAG instruction with $d t=T s$ and $d Y=Y-Y^{\prime}$ :

$$
Y=\frac{T \times Y^{\prime}+T s \times X+R E M}{T+T s}
$$

X : input value
Y : output value
$Y^{\prime}$ : previous output value
Ts : scan time set value
$\mathrm{Y}=0$ and $\mathrm{REM}=0$ are output when the LAG reset (RST) is "ON".
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*} 1$ | ${ }^{2}$ | 0 | $O$ | $O$ |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
${ }^{*} 2$. Will not be stored if the operation starts with a $\|$. Will be stored if the operation does not start with a - .
[Example(s)] Integer type operation MW00100 to MW00103 are used for the parameter table.


Real number type operation MF00200 to MF00204 are used for the parameter table.


### 4.11.8 LLAG Instruction

[Format] [ Head Address of Parameter Table]
LLAG $\left[\begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The LLAG instruction computes the phase lead/lag in accordance with the contents of parameter table that is set in advance. The input ( X ) to the LLAG operation must be o integer type or real number type value. The configuration of the parameter table wi differ according to whether the parameters are of an integer type or of a real numb type. Double-length integer type parameters cannot be used (operations will be performe with each parameter being handled as an integer consisting of the lower 16 bits).

Table 4.25 Table of Integer Type LLAG Instruction Parameters

| ADR | Type | Symbol | Name, | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | T2 | Phase lead time constant | Phase lead time constant $(\mathrm{ms})$ | IN |
| 2 | W | T1 | Phase lag time constant | Phase lag time constant $(\mathrm{ms})$ | IN |
| 3 | W | Y | LLAG output | LLAG output (may also be output to the A register) | OUT |
| 4 | W | REM | Remainder | Storage of remainder | OUT |
| 5 | W | X | Input value storage | Storage of the input value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name $:$ | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- |
| 0 | RRST | LLAG reset | "ON" is input when LLAG is reset. | IN |
| 1 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to F | - | (Reserve) | Reserve relay for output | OUT |

Table 4.26 Table of Real Type LLAG Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | - | Reserve) | Reserve register |  |
| 2 | F | T2 | Phase lead time constant | Phase lead time constant (s) | IN |
| 4 | F | T1 | Phase lag time constant | Phase lag time constant (s) | IN |
| 6 | F | Y | LLAG output | LLAG output (may also be output to the F register) | OUT |
| 8 | F | X | Input value storage | Storage of the input value | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- |
| 0 | IRST | LLAG reset | "ON" is input when LLAG is reset. | IN |
| 1 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 to F | - | (Reserve) | Reserve relay for output | OUT |

Here, the LLAG operation is expressed as follows:

$$
\frac{Y}{X}=\frac{1+T 2 \times S}{1+T 1 \times S} ; \text { ie. } T 1 \times(\mathrm{dY} / \mathrm{dt})+\mathrm{Y}=\mathrm{T} 2+(\mathrm{dX} / \mathrm{dt})+\mathrm{X}
$$

The following operation is performed within the LAG instruction with $d t=T s, d Y=Y-Y '$, and $d X=X-X$ :

$$
\mathrm{Y}=\frac{\mathrm{T} 1 \times \mathrm{Y}^{\prime}+(\mathrm{T} 2+\mathrm{Ts}) \times \mathrm{X}-\mathrm{T} 2 \times \mathrm{X}^{\prime}+\mathrm{REM}}{\mathrm{~T} 1+\mathrm{Ts}}
$$

X : input value
Y : output value
X' : previous input value
$Y^{\prime}$ : previous output value
Ts : scan time set value
$\mathrm{Y}=0, \mathrm{REM}=0$, and $\mathrm{X}=0$ are output when the LLAG reset (RST) is "ON."
[Operation of the Register]

: stored $X$ : not stored * : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\Vdash-$. Will be stored if the operation does not start with a $\Vdash$ -
[Example(s)] Integer type operation MW00100 to MW00105 are used for the parameter table.


Real number type operation
MF00200 to MF00208 are used for the parameter table.


### 4.11.9 FGN Instruction

[Format] [ Head Address of Parameter Table ]
FGN Register address Register address with subscript
[Description] The FGN instruction generates a function curve in accordance with the contents of parameter table that is set in advance. Although the inputs to the FGN instructio can be integer type, double-length integer type, or real number type values, th configuration of the parameter table will differ according to the type of values.
Table 4.27 Table of Integer Type FGN Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :---: | :---: |
| 0 | W | N | Number of data | Number of pairs of X and Y | IN |
| 1 | W | X1 | Data 1 |  | IN |
| 2 | W | Y1 | Data 1 |  | IN |
| 3 | W | X2 | Data 2 |  | IN |
| 4 | W | Y2 | Data 2 |  | IN |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  | $\vdots$ |
| 2N-1 | W | XN | Data N |  |  |
| 2N | W | YN | Data N |  | IN |

Table 4.28 Table of Double-length Integer or Real Type FGN Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :---: |
| 0 | W | N | Number of data | Number of pairs of X and Y | IN |
| 1 | W | - | (Reserve) | Reserve register | IN |
| 2 | L/F | X1 | Data 1 |  | IN |
| 4 | L/F | Y1 | Data 1 |  | IN |
| 6 | L/F | X2 | Data 2 |  | IN |
| 8 | L/F | Y2 | Data 2 |  | IN |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  | $\vdots$ |
| 4N-2 | L/F | XN | Data N |  | IN |
| 4N | L/F | YN | Data N |  | IN |

If the data set in the parameter table for the FGN instruction are $\mathrm{X}_{\mathrm{n}}$ and $\mathrm{Y}_{\mathrm{n}}$, the data must be set so that $X_{n} \leqq X_{n+1}$. The FGN instruction searches for an $X_{n} / Y_{n}$ pair withir the parameter table for which $X_{n} \leqq X \leqq X_{n+1}$ and computes the output value $Y$ according to the following formula:
$Y=Y_{n}+\frac{Y_{n+1}-Y_{n}}{X_{n+1}-X_{n}} \times\left(X-X_{n}\right) \quad\left(1 \leqq{ }_{n} \leqq N-1\right)$
The relationship between the data set in parameter table and the input value $X$ anc output value $Y$ will be as shown in Fig. 4.10:


Fig. 4.10 Relationship between Input and Output Values

If an $X_{n} / Y_{n}$ pair, which satisfies $X_{n} \leqq X \leqq X_{n+1}$ for an input value $X$, does not exist in the parameter table, the result will be as follows:
(1) If $X<X_{1}: \quad Y=Y_{1}+\frac{Y_{2}-Y_{1}}{X_{2}-X_{1}}\left(X-X_{1}\right)$
(2) If $X>X_{1}: \quad Y=Y_{n+1}+\frac{Y_{n}-Y_{n-1}}{X_{n}-X_{n-1}}\left(X-X_{1}\right)$

## NOTE

An operation error may occur if the parameters are not set correctly.
A division error will occur if the number of data (number of $X / Y$ pairs) is 0 .
When using the FGN instruction for a double-length integer type operation, be sure to execute " $\vdash$ double-length integer type register" immediately before the FGN instruction.
[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{1} 1$ | $\star_{2}$ | O | $О$ | $\bigcirc$ |

O: stored $\times$ : not stored

- : indeterminate
(Stored or not stored depending on the case.)
*1: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\Vdash$. Will be stored if the operation does not start with a $\Vdash$ -
[Example(s)] Integer type operation (number of data: $\mathrm{N}=20$ )
\#W00000 to \#W00040 are used for the parameter table.


Double-length integer type operation (number of data: $\mathrm{N}=20$ ) \#L00000 to \#L00080 are used for the parameter table.


Real number type operation (number of data: $\mathrm{N}=20$ )
\#F00000 to \#F00080 are used for the parameter table.


NOTE
The following form of usage is not allowed.

| $\vdash$ ML00000 +10 | $\Rightarrow$ ML00002 |
| :--- | :--- |
| FGN MA00100 | $\Rightarrow$ ML00004 |

- ML00000
"Comment"
FGN MA00100 $\quad \Rightarrow$ ML00006


### 4.11.10 IFGN Instruction

[Format]
$\quad$ [Head Address of Parameter Table ]
IFGN $\left[\begin{array}{l}\text { Register address } \\ \text { Register address with subscript }\end{array}\right]$
[Description] The IFGN instruction generates a function curve in accordance with the contents of a parameter table that is set in advance. Although the inputs to the IFGN instruction can be integer type, double-length integer type, or real number type values, the configuration of the parameter table will differ according to the type of values. The parameter tables are the same as those for the FGN instruction.
Refer to the table 4.27 and the table 4.28 .
If the data set in the parameter table for the IFGN instruction are $\mathrm{X}_{\mathrm{n}}$ and $\mathrm{Y}_{\mathrm{n}}$, the data must be set so that $Y_{n} \leqq Y_{n+1}$. The IFGN instruction searches for an $X_{n} / Y_{n}$ pair within the parameter table for which $\mathrm{Y}_{\mathrm{n}} \leqq \mathrm{Y} \leqq \mathrm{Y}_{\mathrm{n}+1}$ for an input value Y and computes the output value X according to the following formula:
$X=X_{n}+\frac{X_{n+1}-X_{n}}{Y_{n+1}-Y_{n}}\left(Y-Y_{n}\right)$
The relationship between the data set in parameter data and the input value Y and output value X yill be as shown in Fig. 4.11.


Fig. 4.11 Relationship between Input and Output Values
If an $X_{n} / Y_{n}$ pair, which satisfies $Y_{n} \leqq Y \leqq Y_{n+1}$ for an input value $Y$, does not exist in the parameter table, the result will be as follows:

$$
\begin{array}{ll}
\text { (1) If } Y<Y_{1}: & X=X_{1}+\frac{X_{2}-X_{1}^{\prime}}{Y_{2}-Y_{1}}\left(X-Y_{1}\right) \\
\text { (2) If } Y>Y_{1}: & X=X_{1}+\frac{X_{n}-X_{n-1}}{Y_{n}-Y_{n-1}^{\prime}}\left(Y-Y_{n-1}\right)
\end{array}
$$

## NOTE

An operation error may occur if the parameters are not set correctly A division error will occur if the number of data (number of $\mathrm{X} / \mathrm{Y}$ pairs) is 0 . When using the IFGN instruction for a double-length integer type operation, be sure to execute " $\vdash$ double-length integer type register" immediately before the IFGN instruction.
[Operation of the Register]

| A | F | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{*_{1}}$ | ${ }^{*} 2$ | $O$ | $O$ | $O$ |

O: stored $\times$ : not stored * : indeterminate
(Stored or not stored depending on the case.)

[^4][Example(s)] Integer type operation (number of data: $\mathrm{N}=20$ ) \#W00000 to \#W00040 are used for the parameter table.


Double-length integer type operation (number of data: $\mathrm{N}=20$ ) \#L00000 to \#L00080 are used for the parameter table.


Real number type operation (number of data: $\mathrm{N}=20$ ) \#F00000 to \#F00080 are used for the parameter table.


## NOTE

The following form of usage is not allowed.

$$
\begin{aligned}
\vdash \text { ML00000 }+10 & \Rightarrow \text { ML00002 } \\
\text { IFGN MA00100 } & \Rightarrow \text { ML00004 }
\end{aligned}
$$

```
\vdash ML00000
    "Comment"
    IFGN MA00100 }\quad=>\mathrm{ ML00006
```


### 4.11.11 LAU Instruction

[Format]

## [ Head Address of Parameter Table]

LAU $\left[\begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The LAU instruction is used to perform acceleration and deceleration at a fixe acceleration/deceleration rate upon input of a speed reference (value of the A register The operation is carried out in accordance with the contents of a parameter table tha is set in advance. The input ( X ) to the LAU operation must be an integer type or red number type value. The configuration of the parameter table will differ according $t$ whether the parameters are of an integer type or of a real number type. Double length integer type parameters cannot be used (operations will be performed wit each parameter being handled as an integer consisting of the lower 16 bits).

Table 4.29 Table of Integer Type LAU Instruction Parameters

| ADR | Type | Symbol | Name | Specification | IO |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | LV | $100 \%$ input level | Scale of the $100 \%$ input | IN |
| 2 | W | AT | Acceleration time | Time for acceleration from $0 \%$ to $100 \%(0.1 \mathrm{~s})$ | IN |
| 3 | W | BT | Deceleration time | Time for deceleration from $100 \%$ to $0 \%(0.1 \mathrm{~s})$ | IN |
| 4 | W | QT | Quick stop time | Time for quick stop from $100 \%$ to $0 \%(0.1 \mathrm{~s})$ | IN |
| 5 | W | V | Current speed | LAU output (also output to the A register) | OUT |
| 6 | W | DVDT | Current acceleration <br> /deceleration speed | Scaled with the normal acceleration rate being set to 5000. | OUT |
| 7 | W | - | (Reserve) | Reserve register |  |
| 8 | W | VIM | Previous speed reference | For storage of the previous value of the speed reference input | OUT |
| 9 | W | DVDTK | Remainder | Scaling coefficient of the current acceleration <br>  <br> 10 | Leceleration speed (DVDT) $(-32768 \sim 32767)$ |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- |
| 0 | RN | Line is running | "ON" is input while the line is running. | IN |
| 1 | QS | Quick stop | "OFF" is input upon quick stop. *1 | IN |
| 2 | DVDTF | DVDT Operation not executed | "ON" is input at non-execution of DVDT operation. | IN |
| 3 | DVDTS | DVDT Operation selection | Selection DVDT operation type | IN |
| 4 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 | ARY | In acceleration | "ON" is output during acceleration. | OUT |
| 9 | BRY | In deceleration | "ON" is output during deceleration. | OUT |
| A | LSP | Zero speed | "ON" is output at a speed of 0. | OUT |
| B | EQU | Coincidence | "ON" is output when input value $=$ output value. | OUT |
| C to $F$ | - | (Reserve) | Reserve relay for output | OUT |

*1: When the quick stop (QS) is "OFF", the quick stop time is used for the acceleration/deceleration time.

Table 4.30 Table of Real Number Type LAU Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W | - | (Reserve) | Reserve register | - |
| 2 | F | LV | $100 \%$ input level | Scale of the $100 \%$ input value | IN |
| 4 | F | AT | Acceleration time | Time for acceleration from $0 \%$ to $100 \%$ (s) | IN |
| 6 | F | BT | Deceleration time | Time for deceleration from $100 \%$ to $0 \%$ (s) | IN |
| 8 | F | QT | Quick stop time | Time for quick stop from $100 \%$ to $0 \%$ (s) | IN |
| 10 | F | V | Current speed | LAU output (also output to the F register) | OUT |
| 12 | F | DVDT | Current acceleration <br>  <br> Ideceleration speed | Current acceleration/deceleration is output. | OUT |

## *1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- |
| 0 | RN | Line is running | "ON" is input while the line is running. | IN |
| 1 | QS | Quick stop | "OFF" is input upon quick stop. | IN |
| 2 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 | ARY | In acceleration | "ON" is output during acceleration. | OUT |
| 9 | BRY | In deceleration | "ON" is output during deceleration. | OUT |
| A | LSP | Zero speed | "ON" is output at a speed of 0. | OUT |
| B | EQU | Coincidence | "ON" is output when input value $=$ output value. | OUT |
| C to $F$ | - | (Reserve) | Reserve relay for output | OUT |

The following operations are performed inside the LAU instruction:

## Integer Type LAU Instruction

Acceleration rate $(\mathrm{ADV})=\frac{\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})+\mathrm{REM}}{\mathrm{AT}(0.1 \mathrm{~s}) \times 1000}$

Deceleration rate $(\mathrm{BDV})=\underline{\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})+\mathrm{REM}}$ BT (0.1s) $\times 1000$

Quick stop rate $(Q D V)=\underline{L V} \times T s(0.1 \mathrm{~ms})+$ REM QT $(0.1 \mathrm{~s}) \times 1000$

> When $V I>V^{\prime}\left(V^{\prime} \geqq 0\right)$ :
> $V=V^{\prime}+A D V ;$ In acceleration (ARY) ON
> When $V^{\prime}<V^{\prime}\left(V^{\prime} \leq 0\right)$ :
> $V=V^{\prime}-A D V ;$ In acceleration (ARY) ON

When $\mathrm{VI}>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}<0\right)$ :
$V=V^{\prime}+B D V$; In deceleration (BRY) ON
When $\mathrm{VI}<\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}>0\right)$ :
$V=V^{\prime}-B D V$; In deceleration (BRY) ON
When $Q S=O N\left(V^{\prime}>V^{\prime}, V^{\prime}<0\right)$ :
$V=V^{\prime}+Q D V$; In deceleration (BRY) ON
When $\mathrm{QS}=\mathrm{ON}\left(\mathrm{VI}<\mathrm{V}^{\prime}, \mathrm{V}^{\prime}>0\right)$ :
$\mathrm{V}=\mathrm{V}^{-} \mathbf{Q D V}$; In deceleration (BRY) ON

V': previous speed output value
Ts : scan time set value (ms)
VI: speed reference input

- If the DVDT operation instruction (DVDTF) is ON, a current acceleration/deceleration operation (DVDT) is performed.
* If DVDTF is OFF, DVDT $=0$ is output.

If DVDTF is ON, a current acceleration/deceleration operation (DVDT) is output after one of the following operations has been performed through DVDT operation selection (DVDTS).

If DVDTS is ON: $\mathrm{DVDT}=\frac{\mathrm{V}-\mathrm{V}^{\prime}}{\mathrm{ADV}} \times 5000$
If DVDTS is OFF: $\operatorname{DVDT}=(\mathrm{V} \times$ DVDTK $)-\left(V^{\prime} \times\right.$ DVDTK $)$; DVDTK: DVDT coefficient.
At $V=0$, the zero speed ( LSP ) is ON , at $\mathrm{VI}=\mathrm{V}$, coincidence ( EQU ) turns ON .

* When the "line is running" ( RN ) is "OFF," $\mathrm{V}=0, \mathrm{DVDT}=0$, and $\mathrm{REM}=0$ are output.

Real Number Type LAU Instruction
Acceleration rate $(\mathrm{ADV})=\frac{\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})}{\mathrm{AT}(\mathrm{s}) \times 10000}$

Deceleration rate (BDV) $=\frac{-\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})}{\mathrm{BT}(\mathrm{s}) \times 10000}$

Quick stop rate $(Q D V)=\frac{-\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})}{\mathrm{QT}(\mathrm{s}) \times 10000}$
V': previous speed output value
VI: speed reference input
Ts: scan time set value (ms)

When $\mathrm{VI}>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}>0\right)$
$\mathrm{V}=\mathrm{V}^{\prime}+\mathrm{ADV}$ : "In acceleration" (ARY) is ON
When $V I<V^{\prime}\left(V^{\prime}<0\right)$
$\mathrm{V}=\mathrm{V}$ ' -ADV : "In acceleration" (ARY) is ON
When $\mathrm{VI}<\mathrm{V}^{\prime}(\mathrm{V}>0)$
$\mathrm{V}=\mathrm{V}+\mathrm{BDV}$ : "In deceleration" (BRY) is ON When $\mathrm{VI}>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}<0\right)$ $\mathrm{V}=\mathrm{V}^{\prime}-\mathrm{BDV}$ : "In deceleration" (BRY) is ON

When QS $=0 N\left(V^{\prime}>V I \geqq 0\right)$
$\mathrm{V}=\mathrm{V}$ ' + QDV: "In deceleration" (BRY) is ON
When QS $=0 \mathrm{~N}(\mathrm{~V}<\mathrm{VI} \leqq 0)$
$\mathrm{V}=\mathrm{V}^{\prime}-\mathrm{QDV}$ : "In deceleration" (BRY) is ON

The current acceleration/deceleration speed (DVDT) is output after the following operation is carr out:

$$
\mathrm{DVDT}^{\prime}=\mathrm{V} \cdot \mathrm{~V}^{\prime}
$$

When the "line is running" (RN) is "OFF," V=0 and DVDT=0 are output.[Operation of the Register]

| A | F | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{*} 1$ | ${ }^{*} 2$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
${ }^{*} 1$ : Will be stored if the operation starts with a $\vdash$. Will not be stored if the operation does not start with a $\vdash$.
*2: Will not be stored if the operation starts with a $\|^{-}$. Will be stored if the operation does not start with a $\mathbb{l}^{-}$.
[Example(s)] Integer type operation
Use MW00100 to MW00106 for the parameter table.


Real number type operation
Use MF00200 to MF00212 for the parameter table.


### 11.12 SLAU Instruction

[Format] [ Head Address of Parameter Table]
SLAU $\left[\begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The SLAU instruction is used to perform acceleration and deceleration at variable acceleration/deceleration rates upon input of a speed reference (value of the A register). The operation is carried out in accordance with the contents of a parameter table that is set in advance. For integer type SLAU instruction, a positive or a negative value for speed reference input can be entered. For real number type SLAU instruction, only a positive value for speed reference input can be entered. Do not use a negative value therefore. Set it so that the linear acceleration and deceleration time (AT/BT) $\geqq$ S-curve acceleration and deceleration time (AAT/BBT). The input ( X ) to the SLAU operation must be an integer type or real number type value. The configuration of the parameter table will differ according to whether the parameters are of an integer type or of a real number type. Double-length integer type parameters cannot be used (operations will be performed with each parameter being handled as an integer consisting of the lower 16 bits).

Table 4.31 Table of Integer Type SLAU Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output.*1 | IN/OUT |
| 1 | W | LV | 100\% input level | Scale of the $100 \%$ input | IN |
| 2 | W | AT | Acceleration time | Time for acceleration from $0 \%$ to $100 \%(0.1 \mathrm{~s})$ | IN |
| 3 | W | BT | Deceleration time | Time for deceleration from $100 \%$ to $0 \%(0.1 \mathrm{~s})$ | IN |
| 4 | W | QT | Quick stop time | Time for quick stop from $100 \%$ to $0 \%(0.1 \mathrm{~s}$ ) | IN |
| 5 | W | AAT | S-curve acceleration time | Time spent in the S-curve region of acceleration ( $0.01-32.00 \mathrm{~s}$ ) | IN |
| 6 | W | BBT | S-curve deceleration time | Time spent in the S-curve region of deceleration ( $0.01-32.00 \mathrm{~s}$ ) | IN |
| 7 | W | V | Current speed | SLAU output (also output to the A register) | OUT |
| 8 | W | DVDT1 | Current accelerationdeceleration speed 1 (DVDT1) | Scaled with the normal acceleration rate being set to 5000 . | OUT |
| 9 | W |  | (Reserve) | Reserve register |  |
| 10 | W | ABMD | Speed increase upon holding | Amount of change in speed after hold instruction and until stabilization. | OUT |
| 11 | W | REM1 | Remainder | Remainder of the acceleration and deceleration rate | OUT |
| 12 | W |  | (Reserve) | Reserve register |  |
| 13 | W | VIM | Previous speed reference | For storage of the previous value of the speed reference. | OUT |
| 14 | L | DVDT2 | Current acceleration/deccleration speed 2 (DVDT2) | 1000 times of the current acceleration/deceleration speed | OUT |
| 16 | L | DVDT3 | Current acceleration/deceleration speed 3(DVDT3) | Current acceleration/deceleration speed(=DVDT2/1000) | OUT |
| 18 | L | REM2 | Remainder | Remainder of the S-curve region acceleration and deceleration rate | OUT |
| 20 | W | REM3 | Remainder | Remainder of the current speed | OUT |
| 21 | W | DVDTK | DVDT1 coefficient | Scaling coefficient of the current acceleration /deceleration speed 1 (DVDT1) (-32768 to 32767) | IN |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :---: | :---: |
| 0 | RN | Line is running | "ON" is input while the line is running. | IN |
| 1 | QS ${ }^{-}$ | Quick stop | "OFF" is input upon quick stop. | IN |
| 2 | DVDTF | DVDT1 operation not executed | "OFF" is input at non-execution of DVDT1 operation | IN |
| 3 | DVDTS | DVDT1 operation selection | Selection of DVDT1 operation type | IN |
| 4 to 7 |  | (Reserve) | Reserve relay for input | IN |
| 8 | ARY | In acceleration | "ON" is output during acceleration. | OUT |
| 9 | BRY | In deceleration | "ON" is output during deceleration. | OUT |
| A | LSP | Zero speed | "ON" is output at a speed of 0 . | OUT |
| B | EQU | Coincidence | "ON" is output when input value = output value. | OUT |
| C | EQU | (Reserve) | Reserve relay for output | OUT |
| D | CCF | Work relay | System internal work relay | OUT |
| E | BBF | Work relay | System internal work relay | OUT |
| F | AAF | Work relay | System internal work relay | OUT |

Table 4.32 Table of Real Number Type SLAU Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | W | RLY | Relay I/O | Relay input, relay output *1 | IN/OUT |
| 1 | W |  | (Reserve) | Reserve register |  |
| 2 | F | LV | 100\% input level | Scale of the 100\% input value | IN |
| 4 | F | AT | Acceleration time. | Time for acceleration from $0 \%$ to $100 \%$ (s) | IN |
| 6 | F | BT | Deceleration time | Time for deceleration from $100 \%$ to 0\% (s) | IN |
| 8 | F | QT | Quick stop time | Time for quick stop from $100 \%$ to $0 \%$ (s) | IN |
| 10 | F | AAT | S-curve acceleration time | Time spent in the S-curve region of acceleration (s) | IN |
| 12 | F | BBT | S-curve deceleration time | Time spent in the S-curve region of deceleration (s) | IN |
| 14 | F | V | Cúrrent speed | SLAU output (also output to the F register) | OUT |
| 16 | F | DVDT | Current acceleration/deceleration | Current acceleration/deceleration speed is output. | OUT |
| 18 | F | ABMD | Speed increase upon holding | Amount of change in speed after hold instruction and until stabilization. | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- |
| 0 | RN | Line is running | "ON" is input while the line is running. | IN |
| 1 | QS | Quick stop | "OFF" is input upon quick stop. | IN |
| 2 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 | ARY | In acceleration | "ON" is output during acceleration. | OUT |
| 9 | BRY | In deceleration | "ON" is output during deceleration. | OUT |
| A | LSP | Zero speed | "ON" is output at a speed of 0. | OUT |
| B | EQU | Coincidence | "ON" is output when input value = output value. | OUT |
| C to F | - | (Reserve) | Reserve relay for output | OUT |

The following operations are performed inside the SLAU instruction:

## Integer Type SLAU Instruction

Acceleration rate $(\mathrm{A} D V)=\frac{(\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})+\text { REM } 1)}{\mathrm{AT}(0.1 \mathrm{~s}) \times 1000}$

Deceleration rate $(\mathrm{BDV})=\frac{(\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})+\text { REM } 1)}{\mathrm{BT}(0.1 \mathrm{~s}) \times 1000}$

When $\mathrm{VI}>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime} \geqq 0\right)$ outside the S -curve region (ADVS > ADV):
$V=V^{\prime}+A D V ;$ In acceleration (ARY) ON
When $\mathrm{VI}<\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime} \leqq 0\right)$ :
$\mathrm{V}=\mathrm{V}^{\prime}-\mathrm{ADV}$; In acceleration (ARY) ON
When $\mathrm{VI}>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}<0\right)$ outside the S-curve region (BDVS < BDV):
$\mathrm{V}=\mathrm{V}^{\prime}+\mathrm{BDV}$; In deceleration (BRY) 0 ]
When $\mathrm{VI}<\mathrm{V}^{\prime}(\mathrm{V}>0)$ :
$\mathrm{V}=\mathrm{V}^{\prime}-\mathrm{BDV}$; In deceleration (BRY) ON
Quick stoppage rate $(\mathrm{QDV})=\frac{(\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})+\mathrm{REM} 1)}{\mathrm{QT}(0.1 \mathrm{~s}) \times 1000}$
When QS $=0 \mathrm{~N}\left(\mathrm{VI}>\mathrm{V}^{\prime}, \mathrm{V}^{\prime}<0\right)$ :
$V=V^{\prime}+Q D V$; In deceleration (BRY) ON
When $\mathrm{QS}=\mathrm{ON}\left(\mathrm{VI}<\mathrm{V}^{\prime}, \mathrm{V}^{\prime}>0\right)$ :
$V=V^{\prime}-Q D V$; In deceleration (BRY) ON
(Note) At quick stop, the movement is not curve but linear (same as during $L f$ quick stop).

Acceleration rate in the S-curve region (ADVS) $=$ ADVS $^{\prime} \pm$ AADVS
When VI $>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime} \geqq 0\right)$ inside the S -curve region (ADVS < ADV):
$V=V^{\prime}+A D V S$; In acceleration (ARY) On When VI < V' $\left(\mathrm{V}^{\prime} \leqq 0\right)$ :
$\mathrm{V}=\mathrm{V}^{-}-\mathrm{ADVS} ;$ In acceleration (ARY) ON

Deceleration rate in the S-curve region (BDVS) $=$ BDVS $^{\prime} \pm$ BBDVS
$\mathrm{BBDVS}=\frac{\mathrm{BDV} \times \mathrm{Ts}(0.1 \mathrm{~ms})+\text { REM2 }}{\mathrm{BBT}(0.01 \mathrm{~s}) \times 100}$
$V^{\prime}$ : previous speed output value
Ts: scan time set value ( ms )
VI: speed reference input

When VI $>\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}<0\right)$ inside the S -curve region (BDVS < BDV):
$V=V^{\prime}+$ BDVS; In deceleration (BRY) ON
When $\mathrm{VI}<\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}>0\right)$ :
$\mathrm{V}=\mathrm{V}^{\prime}-\mathrm{BDVS}$; In deceleration (BRY) ON

* If the DVDT operation instruction (DVDTF) is ON, a current acceleration/deceleration speed operation 1 (DVDT1) is performed.
* If DVDTF is OFF, DVDT1 $=0$ is output.

IF DVDTF is ON, a current acceleration/deceleration speed operation 1 (DVDT1) is output after one of the following operations has been performed through DVDT1 operation selection (DVDTS).

If DVDTS is $\mathrm{ON}: \quad \mathrm{DVDT1}=\frac{\mathrm{V}-\mathrm{V}^{\prime}}{\mathrm{ADV}} \times 5000$
If DVDTS is OFF: $(V \times D V D T K)-\left(V^{\prime} \times D V D T K\right)$ DVDTK: DVDT coefficient.

* The current acceleration/deceleration speed 2 (DVDT2) is output as follows:

During acceleration inside the S-curve region : DVDT2 $= \pm$ ADVS
During acceleration outside the S-curve region : DVDT2 $= \pm$ ADV
During deceleration inside the S-curve region : DVDT2 $= \pm$ BDVS
During deceleration outside the S-curve region $\quad: D V D T 2= \pm$ BDV

* The speed increase upon holding (ABMD) is output after the following operation is performed.
$\mathrm{ABMD}=\frac{\text { DVDT } 2^{\prime} \times \mathrm{DVDT}^{\prime}}{2 \times \mathrm{AADVS}(\mathrm{BBDVS})} ;$
DVDT2' = Current acceleration/deceleration speed 2 (DVDT2) previous value
* At $V=0$, the zero speed (LSP) is ON , at $\mathrm{VI}=\mathrm{V}$, coincidence (EQU) turns ON.
* When the line running signal (RN) is "OFF," V=0, DVDT1 $=0$, $\mathrm{DVDT} 2=0, \mathrm{DVDT} 3=0, \mathrm{ABMD}=0$, REM1 $=0$, REM2 $=0$, and REM3 $=0$ are output.


## Real Number Type SLAU Instruction

Acceleration rate $(\mathrm{ADV})=\frac{\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})}{\mathrm{AT}(\mathrm{s}) \times 10000}$
When $V I>V^{\prime}\left(V^{\prime}>0\right)$ outside the $S$-curve region (ADVS > ADV): $V=V^{\prime}+A D V$

Deceleration rate $(B D V)=\frac{-L V \times T s(0.1 \mathrm{~ms})}{B T(s) \times 10000}$
When $\mathrm{VI}<\mathrm{V}^{\prime}\left(\mathrm{V}^{\prime}>0\right)$ outside the S -curve region (BDVS < BDV): $V=V^{\prime}+B D V$

Quick stop rate $(Q D V)=\frac{-\mathrm{LV} \times \mathrm{Ts}(0.1 \mathrm{~ms})}{\mathrm{QT}(\mathrm{s}) \times 10000}$
When QS $=0 \mathrm{ON}\left(\mathrm{V}^{\prime}>\mathrm{VI}\right)$ :
$V=V^{\prime}+Q D V$
Acceleration rate in the S-curve region $(A D V S)=A D V S^{\prime} \pm A A D V S:$
where ADVS' $^{\prime}=$ ADVS previous value

$$
A A D V S=\frac{A D V \times T s(0.1 \mathrm{~ms})}{A A T(s) \times 10000} \quad \begin{aligned}
& \text { When } V I>V^{\prime}\left(V^{\prime}>0\right) \text { inside the S-curve region } \\
& (A D V S<A D V): V=V^{\prime}+A D V S
\end{aligned}
$$

Deceleration rate in the S-curve region (BDVS) $=$ BDVS' $\pm$ BBDVS:
where $\mathrm{BDVS}=\mathrm{BDVS}$ previous value
$\mathrm{BBDVS}=\frac{\mathrm{BDV} \times \mathrm{Ts}(0.1 \mathrm{~ms})}{\mathrm{BBT}(\mathrm{s}) \times 10000}$
When $\mathrm{VI}<\mathrm{V}^{\prime}\left(V^{\prime}>0\right)$ inside the $S$-curve region (BDVS > BDV): $V=V^{\prime}+B D V S$

[^5]
## SLAU Instruction

The current acceleration/deceleration speed (DVDT) is output after the following operation is carr out:

During acceleration inside S-curve region: $\quad$ DVDT $=\mathrm{ADVS}$
During acceleration outside S-curve region : DVDT = ADV
During deceleration inside S-curve region : DVDT $=\mathrm{BDVS}$
During deceleration outside S-curve region : DVDT $=$ BDV
The speed increase upon holding (ABMD) is output after the following operation is performed.

$$
\mathrm{ABMD}=\frac{\mathrm{DVDT} \times \mathrm{DVDT}}{2 \times \mathrm{AADVS}(\mathrm{BBDVS})}
$$

When the "line is running" signal $(\mathrm{RN})$ is " $\mathrm{OFF}^{\prime}$ ", $\mathrm{V}=0, \mathrm{DVDT}=0$, and $\mathrm{ABMD}=0$ are output.
[Operation of the Register]

| A | F | B | I | J |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{*}_{1}$ | ${ }^{*} 2$ | O | O | O |

O: stored $\times$ : not stored

- : indeterminate
(Stored or not stored depending on the case.)
* $\mathbf{1}$ : Will be stored if the operation starts with a - . Will not be stored if the operation does not start with a $\vdash$.
*2. Will not be stored if the operation starts with a $\mathbb{H}^{*}$. Will be stored if the operation does not start with a $\Vdash$.
[Example(s)] Integer type operation
Use MW00100 to MW00111 for the parameter table.


Real number type operation
MF00200 to MF00218 are used for the parameter table.


Fig. 4.12 Motion by SLAU

### 11.13 PWM Instruction

[Format] $\left.\begin{array}{l}\text { [ Head Address of Parameter Table ] } \\ \text { PWM }\end{array} \begin{array}{l}\text { Register address (except for \# and C registers) } \\ \text { Register address with subscript (except for \# and C registers) }\end{array}\right]$
[Description] The PWM instruction converts the value of the A register to PWM as input value ( -100.00 to $100.00 \%$, units: $0.01 \%$ ), and the result is output to the B register and the parameter table.
Double-length type integer operations and real number type operations are not allowed. Time of ON output and number of ON outputs are expressed as follows.
Time of ON output $=\frac{\mathrm{PWMT}(\mathrm{X}+10000)}{20000}$
Number of ON outputs $=\frac{\mathrm{PWMT}(\mathrm{X}+10000)}{\mathrm{Ts} \times 20000}$
X : input value
Ts: scan time set value (ms)
$\left[\begin{array}{l}\text { When } 100.00 \% \text { is input: all ON } \\ \text { When } 0 \% \text { is input: } 50 \% \text { duty }(50 \% \mathrm{ON}) \\ \text { When }-100.00 \% \text { is input: all } \mathrm{OFF}\end{array}\right]$
When the PWM reset (PWMRST) is "ON", all internal operations are reset. PWM operations are performed with that instant as the starting point. After powering up, first turn "ON" PWMRST and clear internal operations. Then use the PWM instruction.

Table 4.33 Table of PWM Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | W | RLY | Relay I/O | Relay input, relay output $* 1$ | IN/OUT |
| 1 | W | PWMT | PWM cycle | PWM cycle $(1 \mathrm{~ms})(1$ to 32767 ms$)$ | IN |
| 2 | W | ONCNT | ON output setting timer | ON output setting timer $(1 \mathrm{~ms})$ | OUT |
| 3 | W | CVON | ON output count timer | ON output count timer $(1 \mathrm{~ms})$ | OUT |
| 4 | W | CVONREM | ON output count timer remainder | ON output count timer remainder $(0.1 \mathrm{~ms})$ | OUT |
| 5 | W | OFFCNT | OFF output setting timer | OFF output setting timer $(1 \mathrm{~ms})$ | OUT |
| 6 | W | CVOFF | OFF output count timer | OFF output count timer $(1 \mathrm{~ms})$ | OUT |
| 7 | W | CVOFFREM | OFF output count timer remainder | OFF output count timer remainder $(0.1 \mathrm{~ms})$ | OUT |

*1: Relay I/O Bit Assignment

| BIT | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- |
| 0 | PWMRST | PWM reset | "ON" is input when PWM is reset | IN |
| 2 to 7 | - | (Reserve) | Reserve relay for input | IN |
| 8 | PWMOUT | PWM output | PWM is output (two-value output: $\mathbf{O N = 1 , ~ O F F = 0 )}$ | OUT |
| 9 to F | - | (Reserve) | Reserve relay for output | OUT |

[Example(s)] MW00100 is used as PWM input and MW00200 to MW00207 as a parameter table.


PWM reset with the first scan of DWG.L (SB000001 when used with DWG.H)

### 4.12 Table Data Operation Instructions

When an error occurs at the execution of table data operation instruction, an error code is set to $A$ register and B register is turned ON. For the error codes, refer to Table 4.34.

Table 4.34 List of Errors

| Error code | Error name | Contents |
| :---: | :--- | :--- |
| 0001 H | Reference table not defined | The target table has not been defined. |
| 0002 H | Outside row number range | The row numbers of the table element are not i <br> the range of the target table. |
| 0003 H | Outside column number range | The column numbers of the table element are n <br> in the range of the target table. |
| 0004 H | Wring number of elements | The number of target elements is not correct |
| 0005 H | Insufficient space in storage destination | Area for storing is not adequate. |
| 0006 H | Wrong element format | The format of the specified element is wrong. |
| 0007 H | Cue buffer error | An attempt is made to read the cue buffer when <br> is empty, or the buffer is written to by pointe <br> advance when it is full. |
| 0008 H | Cue table error | The designated table is not a cue type table. |
| 0009 H | System error | An unexpected error is detected internally in th <br> system during instruction execution. |

### 4.12.1 Block Read Instruction (TBLBR)

[Format]
[Head Address of Transfer Destination Data] [Head Address of Parameter Tab
TBLBR
$\left[\begin{array}{l}\text { Transfer } \\ \text { source table } \\ \text { name }\end{array}\right]$
[Register address (except for \# and
$\left[\begin{array}{l}\text { C registers) } \\ \text { Register address with subscript } \\ \text { (except for \# and C registers) }\end{array}\right.$
[ Register address
$\left[\begin{array}{l}\text { Register address with } \\ \text { subscript }\end{array}\right]$
[Description] The block read instruction consecutively reads, in block format, elements of the file register table specified by table name, row number, and column number. The instruction then stores the elements in a consecutive region beginning with the specified register. The type of the elements read is automatically judged based on the table specified. The format of the register stored at is ignored. The read value is stored according to the table element format without format conversion.
In referencing a table, if there is anything invalid in the name, row number, column number, or insufficient data length storage, an error is reported, and the data is not read. The contents of the register for storage are kept.
Upon normal completion, the number of words transmitted is set in the A register, the B register turns OFF. When än error occurs, an error code is set in A register, and B register turns ON. For error codes, refer to Table 4.34.

Table 4.35 Table of Block Read Instruction Parameters

| ADR | Type | Symbol | Name | Specification | U/ |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | L | ROW1 | Table element beginning row number | Target table element beginning row number (1 to 65535) | IN |
| 2 | L | COL1 | Table element beginning column number | Target table element beginning column number (1 to 32767) | IN |
| 4 | W | RLEN | Number of row elements | Number of row elements ( 1 to 32767) | IN |
| 5 | W | CLEN | Number of column elements | Number of column elements (1 to 32767) | IN |

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $O$ | $\times$ | $O$ | $O$ |

O: stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] From the table defined as TABLE 1, using DW00010 to DW00013 as a parameter table, data (element type is integer type) from the starting table element position tc the end position are stored in block form in the area starting from MW00100.

TBLBR TABLE1, MA00100, DA00010


### 12.2 Block Write Instruction (TBLBW)

[Format]

TBLBW [ Transfer source table $]$,

| [Head Address of | [Head Address of |
| :--- | :--- |
| Transfer Destination Data] | Parameter Table] |
| Register address (except <br> for \# and C registers) <br> Register address with <br> subscript (ercept for\# and <br> C registers) |  |

[Description] The block write instruction consecutively stores a consecutive region beginning with the designated register, using block format in elements of the file register table specified by table name, row number, and column number. The data is processed assuming the form of the elements in the storage and the format of the storage source register conform.
In referencing a table, if there is anything invalid in the name, row number, column number, or insufficient length at data destination, an error is reported, and the data is not read. The contents of the register for storage are kept.
Upon normal completion, the number of words transmitted is set in the A register, the B register turns OFF. When an error occurs, an error code is set in A register, and B register turns ON. For error codes, refer to Table 4.34.

Table 4.36 Table of Block Write Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | L | ROW1 | Table element beginning row number | Target table element beginning row number ( 1 to 65535) | IN |
| 2 | L | COL1 | Table element beginning column number | Target table element beginning column number ( 1 to 32767$)$ | IN |
| 4 | W | RLEN | Number of row elements | Number of row elements ( 1 to 32767) | IN |
| 5 | W | CLEN | Number of column elements | Number of column elements (1 to 32767) | IN |

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | $\mathbf{I}$ | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ |

[Example(s)] From the table defined as TABLE 1, with DW00010 to DW00013 as a parameter table, data (element type is integer type) from the starting table element position to the end position are stored in block form in the area beginning with MW00100.
TBLBW TABLE1, MA00100, DA00010 $\xlongequal{\Rightarrow \text { MB0000000 }}$

### 4.12.3 Row Search Instruction: Vertical Direction (TBLSRL)


[Description] The row search instruction searches the column element of a file register table specified by table name, row number, and column number, and if there is data which matche the data of the register, reports that row number. The type of the data to be searched is automatically judged based on the table specified.
In referencing a table, if there is anything invalid in the name, row number, columt number, or insufficient length at data destination, an error is reported.
Upon normal completion, the B register turns OFF. If matching column elements, were found, a " 1 " is set in the search result, and in register A, the corresponding rov number is set. If matching column elements were not found, a " 0 " is set in the search result. When an error occurs, an error code is set in A register, and B register turns ON. For error codes, refer to Table 4.34.

Table 4.37 Table of Row Search Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | ROW1 | Head row number of table element | Head row number of the target table element (1 to 65535) | IN |
| 2 | L | Row2 | Last row number of table element | Last row number of the target table element (1 to 65535) |  |
| 4 | L | COLUMN | Table element column number | Column number of the target table element (1 to 32767) | IN |
| 6 | W | FIND | Search result | Search results 0 : No matching row 1 : Matching row exists | 0 O |

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | O | $\times$ | O | O |

O: stored $\times$ : not stored
: indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The table defined as TABLE1 is searched for data which matches MW00100 (wher the type of the searched table is integer) with DW00010 to DW00013 as a paramete table.
TBLSRL TABLE1, MA00100, DA00010 $\underset{\sim}{\Rightarrow}$

### 12.4 Column Search Instruction: Horizontal Direction (TBLSRC)

[Format]
TBLSRC $\left[\begin{array}{l}\text { Name of table to be } \\ \text { searched. }\end{array}\right.$
[Head Address of Search Data]
[Head Address of Parameter Table]

[Description] The column search instruction searches the row element of a file register table specified by table name, row number, and column number, and if there is data which matches the data of the register, reports that column number. The type of the data to be searched is automatically judged based on the table specified.
In referencing a table, if there is anything invalid in the name, row number, column number, or insufficient length at data destination, an error is reported.
Upon normal completion, the B register turns OFF. If matching row elements were found, a " 1 " is set in the search result, and in register A, the corresponding column number. If matching column elements were not found, a " 0 " is set in the search result. When an error occurs, an error code is set in A register, and B register turns ON. For error codes, refer to Table 4.34.

Table 4.38 Table of Column Search Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | L | ROW | Table element row number | Row number of the target table element (1 to 65535) | IN |
| 2 | L | COLUMN1 | Head column number of table element | Head column number of the target table element (1 to 327677 | IN |
| 4 | L | COLUMN 2 | Last column number of table element | Last column number of the target table element (1 to 32767) | IN |
| 6 | W | FIND | Search result | Search results <br> O: No corresponded column <br> 1: Corresponded column exists | OUT |

[Operation of the Register]

| A | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $O$ | $\times$ | $O$ | $O$ |

: stored $\times$ : not stored
: indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The table defined as TABLE1 is searched for data which matches MW00100 (when the type of the searched table is integer) with DW00010 to DW00013 as a parameter table.
TBLSRC TABLE1, MA00100, DA00010 $\xlongequal{\text { MB000000 }}$

### 4.12.5 Block Clear Instruction (TBLCL)

[Format]
[Head Address of
Parameter Table]
TBLCL $[$ Target table name $]$,

[Description] The block clear instruction clears the data of the block element of a file register table specified by table name, row number, and column number. If the type of the element is a character string, a space is written, and a 0 is written if it is a numerical value.If both the head row number and the head column number of the table element destination are 0 , the entire table will be cleared. In referencing a table, if there is anything invalid in the name, row number, column number, or insufficient length at data destination, an error is reported, and the data is not read.
Upon normal completion, the number of words cleared is set in the A register, the B register turns OFF. When an error occurs, an error code is set in A register, and B register turns ON. For error codes, refer to Table 4.34.

Table 4.39 Táble of Block Clear Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/ |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | L | ROW | Head row number of table element | Head row number of the target table element ( 0 to 65535) | IN |
| 2 | L | COLUMN | Head column number of table element | Head column number of the target table element (1 to 32767) | IN |
| 4 | W | RLEN | Number of row elements | Number of row elements (1 to 32767) | IN |
| 5 | W | CLEN | Number. of column elements | Number of column elements (1 to 32767) | IN |

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | $\mathbf{B}$ | I | $\mathbf{J}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\times \mathbf{X}$ | O | $\times$ | O | O |

$\bigcirc$ : stored $X$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] The designated block in the table defined as TABLE1 is cleared using DW00010 to DW00013 as a parameter table.

TBLCL TABLE1, DA00010
$\xrightarrow[\text { MW00011 }]{\text { MB000000 }}$

### 12.6 Inter Table Block Transfer Instruction' (TBLMV)

[Format]

[Description] The inter table block transfer instruction transfers the data of a block element of a file register table specified by table name, row number, and column number to another block. Transfers both between different tables and transfers within the same table are possible, but if the type of the transfer source and transfer destination are not identical, an error is reported, and the data cannot be written.
In referencing a table, if there is anything invalid in the name, row number, column number, or insufficient length at data destination, an error is reported, and the data is not read.
Upon normal completion, the number of words transferred is set in the A register, the B register turns OFF. When an error occurs, an error code is set in A register, and B register turns ON. For error codes, refer to Table 4.34.

Table 4.40 Table of Inter Table Block Transfer Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :---: | :--- | :--- | :---: |
| $\mathbf{0}$ | L | ROW1 | Head row number of table element | Head row number of the transfer source table element <br> $(1$ to 65535$)$ | IN |
| 2 | L | COLUMN1 | Head column number of table element | Head column number of the transfer source table <br> element (1 to 32767) | IN |
| 4 | W | RLEN | Number of row elements | Number of transfer row elements ( 1 to 32767) | IN |
| 5 | W | CLEN | Number of column elements | Number of transfer column elements <br> $(1$ to 32767) | IN |
| $\mathbf{6}$ | L | ROW2 | Head row number of table element | Head row number of the transfer destination table <br> element ( 1 to 65535) | IN |
| $\mathbf{8}$ | L | COLUMN2 | Head column number of table element | Head column number of the transfer destination table <br> element (1 to 32767) | IN |

[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\times$ | $O$ | $\bigcirc$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] There are tables defined as TABLE1 and TABLE2. The designated block in TABLE1 is transferred to the designated block in TABLE2 using DW00010 to DW00015 as a parameter table.

TBLMV TABLE1, TABLE2, DA00010


### 4.12.7 Cue Table Read Instruction (QTBLR, QTBLRI)

| [Format] |  | [Head Address of Transfer Destination Data] | [Head Address of Parameter Table] |
| :---: | :---: | :---: | :---: |
|  | $\left.\left[\begin{array}{l}\text { QTBLR } \\ \text { QIBLRI }\end{array}\right]^{\left[\begin{array}{l}\text { Transfer source table } \\ \text { name }\end{array}\right.}\right]$ : | $\left[\begin{array}{l} \text { Register address (except } \\ \text { for\# and C registers) } \\ \text { Register address with } \\ \text { subscript (except for\# and } \\ \text { C registers) } \end{array}\right]$ | $\left[\begin{array}{l} \text { Register address } \\ \text { Register address with } \\ \text { subscript } \end{array}\right.$ |

[Description] The cue table read instruction continuously reads column elements of a file registe table specified by table name, row number, and column number, and stores it in consecutive areas beginning with the specified register. The type of the element to be read is automatically judged based on the table specified. The type of the register for storage is ignored. The read value is stored according to the table element forma without type conversion. The cue table read pointer is not changed by a QTBLF instruction. The cue pointer is advanced one row by a QTBLRI instruction. In referencing a table, if there is anything invalid in the name, row number, columr number, insufficient length at data destination, or the cue buffer is empty, an error is reported, the data is not read, and the cue pointer does not advance. The contents o the register for storage are kept.
Upon normal completion, the number of words transferred is set in the A register, the $B$ register turns OFF. When an error occurs, an error code is set in A register, and $\mathcal{H}$ register turns ON. The pointer value does not change. For error codes, refer to Table 4.34.

Table 4.41 Table of Cue Table Read Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | ROW | Relative row numbers for table elements | Relative column number of the target table element (0 to 65535) | IN |
| 2 | L | COLUMN | Head column number of table element | Head column number of the target table element (1 to 32767) | IN |
| 4 | W | CLEN | Number of column elements | Number of column elements to be continuously read out (1 to 32767) | IN |
| 5 | W | Reserve |  |  |  |
| 6. | L | RPTR | Read pointer | Read pointer of the cue after execution | 0 |
| 8 | L | WPTR | Write pointer | Write pointer of the cue after execution | 0 |

By setting relative row numbers for the table elements, the actual row position read will vary as in Table 4.42.

Table 4.42 Settings for Relative Row Numbers for Table Elements

| Relative row numbers | Row read | Remark |
| :---: | :--- | :--- |
| 0 | Read pointer row | Pointer advance for QTBLRI only |
| 1 | Write pointer row | No pointer advance |
| 2 | (Write pointer row)-1 | No pointer advance |
| 3 | (Write pointer row)-2 | No pointer advance |
| $\vdots$ | $\vdots$ | $\vdots$ |
| n | (Write pointer row)-(n-1) | No pointer advance |

[Operation of the Register]

| $\mathbf{A}$ | F | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ |

O: stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Column element data (element format assumed to be integer) from the table defined as TABLE1 is stored for the number of column elements beginning with MW0010C using DW00010 to DW00012 as a parameter table.

| QTBLRI TABLE1, MA00100, DA00010 | MB000000 |
| :---: | :---: |
|  | $\Rightarrow$ MW00011 |

### 12.8 Cue Table Write Instruction (QTBLW, QTBLWI)

[Format]
$\left[\begin{array}{l}\text { QTBLW } \\ \text { QTBLWI }\end{array}\right]\left[\begin{array}{l}\text { Transfer destination } \\ \text { table name }\end{array}\right]$

| [Head Address of | [Head Address of |
| :--- | :--- |
| Transfer Source Data] | Parameter Table] |
| $\left[\begin{array}{l}\text { Register addadess } \\ \text { Register address with } \\ \text { subscript }\end{array}\right]$, | $\left[\begin{array}{l}\text { Register address } \\ \text { Register address with } \\ \text { subscript }\end{array}\right]$ |

[Description] The cue table write instruction continuously reads data from consecutive areas beginning with the specified register, and writes it to column elements of a file register table specified by table name, row number, and column number. Data is processed assuming the format of the element of the table at the location to be stored at is the same as the type of the register storage source.
The cue table write pointer is not changed by a QTBLW instruction. The cue pointer is advanced one row by a QTBLWI instruction.
In referencing a table, if there is anything invalid in the name, row number, column number, insufficient length at data destination, or the cue buffer is full, an error is reported, the data is not written, and the cue pointer does not advance.
Upon normal completion, the number of words transferred is set in the A register, the $B$ register turns OFF. When an error occurs, an error code is set in A register, and B register turns ON. The pointer value does not change. For error codes, refer to Table 4.34.

Table 4.43 Table of Cue Table Write Instruction Parameters

| ADR | Type | Symbol | Name | Specification | I/O |
| :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | L | ROW | Relative row numbers for table elements | Relative column number of the target table element <br> $(0-65535)$ | IN |
| 2 | L | COLUMN | Head column number of table element | Head column number of the target table element <br> $(1$ to 32767$)$ | IN |
| 4 | W | CLEN | Number of column elements | Number of column elements to be continuously <br> written ( to 32767) | IN |
| 5 | W | Reserve |  | Read pointer of the cue after execution | OUT |
| 6 | L | RPTR | Read pointer | Write pointer of the cue after execution | OUT |
| 8 | L | WPTR | Write pointer |  |  |

By setting relative row numbers for the table elements, the actual row position write will vary as in Table 4.44.

Table 4.44 Settings for Relative Row Numbers for Table Elements

| Relative row numbers | Row write | Remark |
| :---: | :--- | :--- |
| $\mathbf{0}$ | Write pointer row | Pointer advance for QTBLWI only |
| 1 | Write pointer row | No pointer advance |
| 2 | (Write pointer row)-1 | No pointer advance |
| 3 | (Write pointer row)-2 | No pointer advance |
| $\vdots$ | $\vdots$ | $\vdots$ |
| $\mathbf{n}$ | (Write pointer row)-(n-1) | No pointer advance |

[Operation of the Register]

| $\mathbf{A}$ | $\mathbf{F}$ | B | I | J |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ | O | $\times$ | O | O |

O: stored $\times$ : not stored

- : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] Integer form consecutive data for the number of column elements beginning with MW00100 is written in column element data in the table defined as TABLE1 using DW00010 to DW00013 as a parameter table.



### 4.12.9 Cue Pointer Clear Instruction (QTBLCL)

[Format] QTBLCL [Transfer source table name]
[Description] The cue pointer clear instruction returns the cue read and cue write pointer of the fild register table specified by table name to initial status (first row).
Upon normal completion, a " 0 " is set in the A register, the B register turns OFF When an error occurs, an error code is set in A register, and B register turns ON.
For error codes, refer to Table 4.34.

## [Operation of the Register]


$\bigcirc$ : stored $\times$ : not stored

* : indeterminate
(Stored or not stored depending on the case.)
[Example(s)] 'The cue read and cue write pointer of TABLE1 are reset to initial status.

| QTBLCL TABLE1 | MB000000 |
| :---: | :---: |

## 5 SFC PROGRAMMING

The programming method, in which SFC's (sequential function charts) are used, is described in this chapter.

### 5.1 Configuration of an SFC Program

As shown in Fig. 5.1, an SFC program is composed of an SFC flowchart, an SFC action box, and ar SFC output definition time chart.


Fig. 5.1 Configuration of an SFC Program

### 5.2 Execution of SFC

As shown in Fig. 5.2, the SFC program is executed by the SFC instruction in the ladder program. The SFC program is executed through step transition control, which is managed by the use of systen step numbers. The system automatically assigns a system step number to each step name. The as signed system step number can be checked at the SFC Output Definition Time Chart screen of the CP-717. Since the system step number will be changed when an SFC step is added or deleted, do no make changes in the SFC flowchart while the line is running.


Fig. 5.2 SFC Instruction

Table 5.1 VO Registers

| I/O Symbol | Registers that can be designated ( $\mathrm{V}=$ ) | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { VBDTITIT" } \\ & \text { (EXECUTE) } \end{aligned}$ | $\underset{\#}{\overline{\mathrm{~S}}, \mathrm{I}, \mathrm{O}, \mathrm{M}, \mathrm{D}, \mathrm{C},}$ | SFC execution instruction <br> Execution control (step transition control) of the SFC is carried out when this register is ON. <br> The current system step will always be set to the initial step when this register is set to OFF. |
|  | M, D | Designation of the head register number of the register area for the SFC system operation. <br> - See Section 5.3, "SFC System Operation Register" for details. |
| $\mathrm{VB} \triangle \Delta \Delta \triangle \Delta \triangle$ (OUT) | O, M, D | SFC step transition output (becomes ON when step transition is carried out). <br> Within a parallel process, this will contain the result of the final parallel process sequence. |
| VW $\triangle \triangle \Delta \Delta \triangle$ | O,M, D | - Designation of the user step number output corresponding to the current system step <br> See Section 5.7, "Step Name Designation Method" for details. |

## . 3 SFC System Operation Registers

The system operation registers necessary for the execution of an SFC program are set up as shown in Table 5.2. When an SFC program is to be used, these registers may not be used for other purposes.

Table 5.2 Assignment of the SFC System Process Registers

| Register No. | Name | Description |
| :---: | :---: | :---: |
| VWCTC00 | System step - current value | System step number when an ordinary process is being carried out ${ }^{1{ }^{1} \text {. }}$ |
| 01 | System step - previous value | System step number prior to transition when an ordinary process is being carried out ${ }^{1}$. |
| 02 | Transition timer for count | Count register used for the transition timer when an ordinary process is being carried out ${ }^{4}$. |
| 03 | User step search input | For searching for the system step corresponding to the user step. User step no. : Bit 0 to Bit E. search execution command : Bit F. |
| 04 | SFC output bit ${ }^{*}{ }^{-1}$ | Output data from the SFC Output Definition Time Chart (0 to 15). |
| 05 | SFC output bit ${ }^{*}{ }^{\text {- }}$ - 2 | Output data from the SFC Output Definition Time Chart (16 to 31). |
| 06 | SFC output bit ${ }^{3}-3$ | Output data from the SFC Output Definition Time Chart (32 to 47). |
| 07 | SFC output bit ${ }^{\text {+3}}$ - 4 | Output data from the SFC Output Definition Time Chart (48 to 63). |
| $09$ | For SFC parallel process control | For system use |
| $\begin{gathered} \hline 10 \\ : \\ 17 \end{gathered}$ | For SFC function operation | Step number of each process when a parallel process is being carried out. ${ }^{\text {² }}$ |
| $\begin{gathered} \hline 18 \\ : \\ 25 \end{gathered}$ | For SFC function operation | Count register used for the transition timer for each parallel process when a parallel process is being carried out. ${ }^{2}$ |
| 26 | SFC output bit ${ }^{* 3}-5$ | Output data from the SFC Output Definition Time Chart (64 to 79). |
| 27 | SFC output bit ${ }^{\text {³ }}$ - 6 | Output data from the SFC Output Definition Time Chart ( 80 to 95). |
| 28 | SFC output bit ${ }^{\text {3 }}$ - 7 | Output data from the SFC Output Definition Time Chart (96 to 111). |
| 29 | SFC output bit ${ }^{*}$ - 8 | Output data from the SFC Output Definition Time Chart (112 to 127). |

${ }^{\text { }}$ : Ordinary process : Only a single step is processed.
${ }^{* 2}$ : Parallel process : A plurality of steps are processed simultaneously and in parallel by parallel process branching.
${ }^{*}$ : SFC output bit: In parallel processing, the logical sum (OR) of the outputs of the parallel process steps is output.

### 5.4 SFC Flowchart

The SFC flowchart is prepared using steps, transition conditions, and connection designations. Th sequence proceeds from the initial step in accordance with the transition conditions and the transitio to the next step is performed when conditions are satisfied. The transition of the execution of th steps is performed from top to bottom. If the SFC program cannot be prepared with just one flo chart, it can be divided into a plurality of flowcharts (or composed of subroutines).

W Step : One step in a sequence.

- Expressed with a box ( $\square$ ) and a step name (with 6 or less alphanumeric or symboli characters)
A step can be in the logic state of ON (active) or OFF (inactive) and when a step becomes Of (active), the SFC Action Box associated with the step is executed.
- A system step number controlled by the system is assigned to the step automatically. The SF is controlled by means of these step numbers.
- Transition condition : The logic condition that must be satisfied for step transition.
- NO contact condition ( ) : Step transition is carried out when ON.
- NC contact condition ( ) : Step transition is carried out when OFF.
- Timer transition condition $(+)$ : Step transition is carried out after the set time.


## - Single-token Structure (designation of ordinary branching connection)

- An ordinary process branching or convergence is expressed with a single lin (-) and only one of the branch processes is executed. If a plurality of conditions are satisfied the condition at the left side has priority.
- Branching designation, convergence designation, and converging connection designation ma be used.


## - Multi-token, Structure (designation of parallel branching connection)

- A parallel process branching or convergence is expressed with a double line ( $\rightleftharpoons$ ) and paralle processes are executed simultaneously and in parallel.
- Branching designation, convergence designation, and converging connection designation mas be used.
- The number of parallel process branches must 6 or less.
- At the branching point of a parallel process, the parallel processes are started simultaneousl after the transition to the step.
- At the parallel process convergence point, the transition to the step following the convergence point is carried out when all of the parallel processes have reached the step prior to the convergence point and the transition conditions are satisfied.



## SFC Action Box

The SFC Action Box is prepared using the ABOX and SBOX instructions. The program, that is to be executed when a step in the SFC flowchart becomes ON (active), is prepared in the SFC Action Box. This program is prepared with ladder programming language and text type language. One step of an SFC Action Box Program will consist of the instruction sequence up to the ABOX instruction or SBOX instruction of the next step and the SFC Action Box Program comprising all steps is ended with an AEND instruction .
It is not necessary to create an action box for each step. An Action Box is created only for steps which require processing.

## ABOX Instruction

With this instruction, the corresponding program is executed on each scan from the point at which the corresponding step is entered and until the transition to the next step is carried out.

- SBOX Instruction

With this instruction, the corresponding program is executed just once at the point of the transition to the corresponding step.


### 5.6 SFC Output Definition Time Chart

The SFC Output Definition Time Chart is used to designate the output data for each SFC step in time chart form. The output data that are designated at the SFC Output Definition Time Chart ar output to the SFC system operation registers (VWППП 04 to VWППП07, VWППП 26 to VWDПП29 upon execution of the SFC program. The output data (VW VW $\square \square 29$ ) are cleared to 0 before SFC execution, and updated after SFC execution. Therefore, th output data can not be referenced inside the Action Box. The following items should be set in the tim chart.

## Step name

Each step name is displayed in each column.

## - Number of output points

Can be designated in multiples of 16 (max. $=128$ ).

## Output name

Can be specified with 8 or less alphanumeric characters.
This is used as a comment.


## Step Name Designation Method

The user may designate step names freely as long as they are within 6 alphanumeric characters in length and start with a character from " A " to " Z ". However, use the following designating method if the user step number of a specific step name is to be taken out.

## Step Name Designation Method

Step name : $\underline{S} \quad \underline{n n n n}$
$\longrightarrow$ User step number (1 to 32767)*
The initial character must be an "S."
(*) The user step number is a designated number given to a step by the user. It is not the number managed by the system.
(Examples) S0001, S0002, S0100, etc.


For step names designated by another method than the one above, the user step number becomes " 0 ." In this case, a user step number which corresponds to the step name is not taken out.

## Taking Out System Step Nos.

The SFC controls the execution steps with the system step numbers that the system assigns automatically. In order to change the SFC execution forcibly to another step, take out the system step No. and change the execution step.
If an execution step is to be changed forcibly, such as in forced execution of a error processing sequence, the program is prepared using the SFCSTEP instruction. The SFCSTEP instruction takes out the system step number assigned to the step name. A program example of a error processing sequence is shown below.


When an error occurs:
Change the execution step forcibly by taking out the system step number of ERRS01 (error processing step) and storing it into the system step current value register (VWOCD 00).

NOTE

1. If forced transition is to be performed, a timer transition condition cannot be used as a transition condition for the step which is the destination of transition.
2. Do not execute forced transition of an execution step from a step located within a multi-token structure.

### 5.9 Precautions upon Preparation of an SFC Program

Note the precautions shown in Table 5.3 upon preparing an SFC program.
Table 5.3 Precautions upon Preparation of an SFC Program

| Precaution | See Section |
| :--- | :---: |
| Only one SFC program can be programmed in one DWG. . | - |
| The maximum number of steps in an SFC program is 500. | - |
| A branching or converging connection cannot be designated below and above <br> one transition condition. | 5.9 .1 |
| A convergence point must be provided if a multi-token structure is branched. | 5.9 .2 |
| The number of branches in a multi-token structure must be 6 or less. <br> [ One cannot prepare a plurality of subroutines which have the <br> same start step name and which contain a multi-token structure. | 5.9 .3 |
| A subroutine containing a multi-token structure cannot be called from within <br> a multi-token block. | 5.9 .4 |
| A subroutine containing a multi-token structure cannot be called from with <br> a single-token block unless the conditions for subroutines are satisfied. | 5.9 .4 |
| Subroutines may only be nested up to 4 times (depth of the macro) in each <br> step in a single-token or multi-token block. | 5.9 .4 |
| Jumping to a step in the middle of another block cannot be performed from a <br> step inside a single-token or multi-token block. | 5.9 .4 |
| The timer transition instruction cannot be used in a subroutine called from <br> a multi-token structure. | 5.9 .4 |
| The same step namé cannot be used in different blocks. | 5.9 .5 |

## Subroutine (Macro)

In cases where a step leads to more than 6 branches, the series of steps may be taken out and newly programmed as a separate block by assigning a representative step to the main routine. Such a block is called a subroutine (macro).


Block
A series of steps from a start step to an end step is called a block.

### 9.1 Restrictions concerning Branching and Converging Connections

A single-token or multi-token branching or converging connection cannot be designated below and above one transition condition. If branching and converging connections are not designated correctly, the program cannot be written in. Examples of restrictions concerning branching and converging connections and correct programming methods are shown below.

## (Example 1)



Correct programming

(1) Above : return point of a single-token structure Below : branching point of a multi-token structure
(2) Above : convergence point of a multi-token structure Below : convergence point of a single-token structure
(Example 2)


Correct programming

(1) Above : branching point of a single-token structure Below : branching point of a multi-token structure
(2) Above : convergence point of a multi-token structure Below : convergence point of a single-token structure
(Example 3)

(1) Above: branching point of a single-token structure
Below: branching point of a multi-token structure
(Example 4)

(1) Above : convergence point of a multi-token structure Below' : branching point of multi-token structure

Correct programming


### 5.9.2 Restriction concerning Branching and Converging Connections in a Multi-Token Structure

A convergence point must be provided if a multi-token structure is branched.
If branching and converging connections are not designated correctly, the program cannot be written in.


The multi-token structure remains branched since a step is set as an end step within a branch of a multi-token structure.

### 5.9.3 Restriction of the Number of Branches in a Multi-Token Structure

If there are 6 or more branches in one block in a single-token structure, the block may be divided in two to prepare the program. However, such a program cannot be prepared in the case of a multi-toker structure.
The maximum number of steps that can be executed parallel in a multi-token structure is 6. A progran with more than 6 branches will therefore be erroneous. A program will also be erroneous if there ar a plurality of blocks having the same start step name and containing a multi-token structure (se Examples 1 and 2). The program cannot be written in such cases. Change the program so that th number of parallel executed steps will be 6 or less. There are no restrictions in the number of branche in the case of a single-token structure.

## (Example 1)



Restrictions concerning Subroutines
Several conditions, which depend on whether the calling source of the subroutine (main routine) and the subroutine itself are a single-token structure or a multi-token structure, must be satisfied when preparing a subroutine in an SFC program. The program cannot be written in unless such conditions are satisfied.

| Subroutine | Single-token block | Multi-token block |
| :--- | :--- | :--- |
| Main routine | See (1). | See (2). |
| Single-token block | See (3). | See (4). |
| Multi-token block | S. |  |

(1) When calling a subroutine with a single-token block from a single-token block - A compose error will occur if the following conditions are not satisfied (Conditions)

1. Subroutines must not be nested more than 4 times.
2. Jumping must not be performed to a step in the middle of the subroutine.
(2) When calling a subroutine with a multi-token block from a single-token block

- A compose error will occur if conditions 1 and 2 below are not satisfied.
- A compile error will occur if condition 3 below is not satisfied.
(Conditions)

1. Subroutines must not be nested more than 4 times.
2. Jumping must not be performed to a step in the middle of the subroutine.
3. The subroutine side must not be branched immediately into a multi-token block.
(3) When calling a subroutine with a single-token block from a multi-token block

- Compose error will occur if conditions 1 and 2 below are not satisfied.
- "WARNING" is issued if condition 3 below is not satisfied.
(Conditions)

1. Subroutines must not be nested more than 4 times.
2. Jumping must not be performed to a step in the middle of the subroutine.
3. A timer transition instruction must not be used inside the subroutine.
(4) When calling a subroutine with a multi-token block from a multi-token block

- Compose error will occur.
(1) Restrictions concerning Nesting (Depth of Macro)

Subroutines can only be nested up to 4 times (depth of macro). Prepare the program so th subroutines will be nested only 4 times or less.

(2) Restrictions concerning Jumping

Programs, in which jumping is performed to a step in the middle of a subroutine as shown below, cannot be prepared. Shown below are examples of restrictions concerning jumping and correct programming methods.

(Example 2)


Correct programming method

(3) Restrictions concerning Branching

Branching into a multi-token structure cannot be performed immediately after the start step d a subroutine called by a main routine. Shown below are examples of restrictions concernin branching and correct programming methods.

## (Bad Example)



Subroutine (Bad Example)

$=\underset{\text { Change to }}{=} \Rightarrow$
(Bad Example)


Correct programming

(4) Restrictions concerning the Timer Transition Condition Instruction

A timer transition instruction cannot be used in a subroutine that is called from a multi-token structure. If a timer is required, prepare a program in which an on-delay timer instruction is used outside the SFC (ladder program) and received by a coil and the coil is used as an NO contact transition instruction of the SFC. This programming method is shown below.

## (Ladder Program)



DEND


DEND
(SFC Flowchart)


## NOTE

The timer will operate correctly in the following exceptional cases.
However, ordinarily, change the program as shown above to avoid restrictions.
(1) When the following conditions are satisfied in one multi-token block: (Conditions)

1. Only one subroutine is called from the multi-token structure, and
2. Only one timer transition instruction is used in the subroutine called, and
3. The timer transition instruction is not inside an SFC loop circuit.
(2) When the following conditions are satisfied when there are a plurality of subroutines called from a multi-token structure in one multi-token block:
(Conditions)
4. There is only one subroutine which uses a timer transition instruction, and
5. The timer transition instruction is not inside an SFC loop circuit.

### 5.9.5 Restrictions concerning Step Names

With the exception of the start step names and end step names in a macro, the same step nam cannot be used for different blocks. This condition applies in common to multi-token blocks an single-token blocks. Change the step names to prepare the program in such cases. A program canno be written in if the same step name is used.
(Bad Example)

change to


## 6 <br> TABLE FORMAT PROGRAMMING

Table format programming methods, by which programs of a specific application are prepared in an FIF (fill in form) form by the use of tables, are described in this chapter. Constant tables, I/O conversion tables, interlock tables, part composition tables, and other various tables are made available. Some tables cannot be used with the programming device CP-717.

### 6.1 Types of Table Format Programs

As shown in Table 6.1, there are 6 types of table format programs. For functions, only the $M$ registe constant table and the \# register constant table can be used.

Table.6.1 Types of Table Format Programs

| Name | Usage and Function | DWG | Function |
| :---: | :---: | :---: | :---: |
| Constant table (M register) | Used for setting the various constant data, such as mechanical and electrical specifications of equipment, etc., that are used in common by different drawings. <br> Data names, symbols, units, and setting ranges can be designated | $\bigcirc$ | $\bigcirc$ |
| Constant table (\# register) | - Used for setting various constant data, such as tension control parameters and position control parameters, that are used exclusively in a certain drawing. <br> Data names, symbols, units, and setting ranges can be designated. | $\bigcirc$ | $\bigcirc$ |
| I/O conversion table | - The I/O conversion processing parts of various processing programs may be prepared in a table. <br> - Is provided with the scale conversion function and the bit signal conversion function. <br> - Data names, symbols, units, and output conversion ranges can be designated. | $\bigcirc$ | $\times$ |
| Interlock table | - Used for preparing various types of interlocks. <br> - A signal name and symbol can be designated for each input/output. <br> - An interlock can be prepared as a combination of logical product (AND) and logical sum (OR) operations using NO contact and NC contact signals. | $\bigcirc$ | $\times$ |
| Part composition table | : Used to simultaneously prepare a plurality of circuits of a fixed pattern, such as solenoid circuits, accessory sequence circuits, etc. Fixed-pattern circuits can be prepared and registered as standard software parts as necessary. | $\bigcirc$ | $\times$ |
| Constant Table (C register) | - Used in setting various types of data constants used in common on various drawings of mechanical and electrical sources of the equipment. <br> The data name, symbol, units, setting range, etc. can be designated. | $\times$ | $\times$ |

$O$ : can be used, $\times$ : cannot be used

## NOTE

Make the table format programming on the programming device CP-717.

## Execution of Table Format Programs

Each table format program is executed with the XCALL instruction.


Table 6.1 Execution Method for Table Format Program
The set values for the constant table (\# register) and the constant table (C register) are directly stored in \# register and $C$ register respectively.
Thus, it is not necessary to use the XCALL instruction for the constant table (\# register) and the constant table (C register).

### 6.3 Constant Table (M Register)

The $\mathbf{M}$ register constant table is used for setting various constant data, such as mechanical and electri specifications of equipment, etc., that are used in common by different drawings.

### 6.3.1 Outline of the Constant Table (M Register)

To use the $M$ register constant table, first a constant table is defined as shown in Fig. 6.2. The const data are then set using the defined constant table.
When the constant table is stored, $M$ register comments are prepared or renewed automatically accord to the data name, symbol, unit, and register number of each row. These comments are used for comme display in the program screens and for comment printout upon printout of documents.


Fig. 6.2 Preparation of the M Register Constant Table

## ．3．2 Preparing the Constant Table（M Register）

## （1）Defining the Constant Table（M Register）

The following items are set in defining the M register constant table．A maximum of 200 constants may be set．
（1）Data Name
Designate the data name of the constant．
（2）Symbol
Designate the symbol of the constant．
（3）Unit
Designate the unit of the constant．Lower Limit
Designate the lower input limit of the constant．
5）Upper Limit
Designate the upper input limit of the constant．
（6）Save Point
Designate the M register into which the set values are stored．
（2）Inputs into the Constant Table（M Register）
The set value are input after the definition of the M register constant table has been completed．

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Nex |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 20x | SPEED REF． $100 \%$ VALUE | SP 100\％ | MWW00001 | 25000 | － | 10000 | 30000 |
| 5 5kxik | JOG LAU ACCEL TIME | LAUAT | My00010 | 1000 | 0.1 s | 300 | 2000 |
| 人紋 | JOG LAU DECEL TIME | LAUDT | MW00011 | 1000 | 10．1s | 300 | 2000 |
| \％－3sy | JOG LAU QUICK STOP TIME | LAU QDT | MW00014 | 500 | 0.15 | 300 | 2000 |
| 篤絞 | JOG SLAU ACCEL T／ME | SLAU AT | MW00015 | 50 | 0.15 | 10 | 100 |
| 3 \ll \％ | JOG SLAU DECEL T／ME | SLAUDT | MW00017 | 10 | 0.15 | 1 | 100 |
| \％kign |  |  | － |  |  |  |  |
| － | PI | Pl | MW00020 | $3.1416 E+000$ | － | $3.1416 E+000$ | $3.1416 \mathrm{E}+000$ |
| \％ 3 匋 |  |  |  |  |  |  |  |
| 緂緵 |  |  |  |  |  |  |  |
| 13\％ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 6㿻4＊4 |  |  |  |  |  |  |  |
| － | － |  |  |  |  |  |  |

### 6.4 Constant Table (\# Register)

The \# register constant table is used for setting various constant data, such as tension control paramet and position control parameters, that are used exclusively in a certain drawing.

### 6.4.1 Outline of the Constant Table (\# Register)

As shown in Fig. 6.3, the \# register constant table is prepared in the same manner as the \# regis constant table. A plurality of pages (up to 10 pages/DWG) can be used for the \# register constant tab With the \# register constant table, the settings of a plurality of pages are stored in the \# registers of $t$ designated drawing (DWG). Also, the \# register comments are prepared when the settings are stor When the constant table is stored, \# register comments are prepared or renewed automatically accordi to the data name, symbol, unit, and register number of each row. These comments are used for comme display in the program screens and for comment printout upon printout of documents.


Fig. 6.3 Preparation of the \# Register Constant Table

Preparing the Constant Table (\# Register)
(1) Defining the Constant Table (\# Register)

The following items are set in defining the \# register constant table. A maximum of 100 constants may be set per page.
(1) Data Name

Designate the data name of the constant.
(2) Symbol

Designate the symbol of the constant.
(3) Unit

Designate the unit of the constant.
(4) Lower Limit

Designate the lower input limit of the constant.
(5) Upper Limit

Designate the upper input limit of the constant.
(6) Save Point

Designate the \# register into which the set values are stored.
(2) Inputs into the Constant Table (\# Register)

The set values are input after the definition of the \# register constant table has been completed. When the input of the set values has been completed, the set values of the various definition data are stored in the \# registers of the designated drawings.

| Y/ I L03 I Constant TBL(\# REG] P00001PPINIS1 CP9200SH\CPU1 CP-9200SH Diline Local |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| 6. 4 |  | \% $0^{2}$ |  | 3ETYA | * |  |  |
| Wudx | LINE TOP SPEED | MAX-SPD | HW00000 | 15000 | 0.1 mpm | 3000 | 20000 |
| W, | SPEED REF. $100 \%$ VALUE | SP 100\% | WW00007 | 25000 | - | 10000 | 30000 |
| 1 | JOG LAU ACCEL TIME | LAUAT | 1+w00010 | 1000 | 0.75 | 300 | 2000 |
| - 3 \% ${ }^{2}$ | JOG LAU DECEL TIME | LAU DT | [\#W00011 | 1000 | 0.15 | 300 | 2000 |
| W\% | JOG LAU QUICK STOP TIME | LAUQDT | WW00014 | 500 | 0.18 | 300 | 2000 |
| 6\% ${ }^{\text {cki }}$ | JOG SLAU ACCEL TMME | SLAUAT | WW00015 | 50 | 0.15 | 10 | 100 |
| Uk7 | JOG SLAU DECEL TIME | SLAUDT | HW00017 | 10 | 0.15 | 1 | 100 |
| W80 |  |  |  |  |  |  |  |
| 5, | Pl | Pl | 14500020 | $3.1416 \mathrm{E}+000$ |  | $3.1416 \mathrm{E}+000$ | $3.1416 E+000$ |
| 610 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| - $0^{3}$ |  |  |  |  |  |  |  |
| 継3 |  |  |  |  |  |  |  |
| 的14 |  |  |  |  |  |  |  |
| 4396 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

### 6.5 I/O Conversion Table

The I/O conversion table enables the I/O conversion process of various processing programs to be prepar as a table. Changes in I/O specifications can be made by simply changing definitions in the table.

### 6.5.1 Outline of the VO Conversion Table

With the I/O conversion tables, tables for input conversion and tables for output conversions a respectively prepared using different DWG's for each processing program.


- With the input conversion table, the input registers registers) are usually used for the inputs and the M registe that are used by the processing program, for the outputs

With the output conversion table, the M registers, that a used by the processing program, are used for the inputs af the output registers ( O registers) are used for the output

Fig. 6.4 Preparation of the VO Conversion Table

## 5．5．2 Preparing the V／O Conversion Table

Scale conversion of numerical data and various signal conversions of bit signals can be designated with the I／O conversion table．Up to 1200 I／O conversions may be designated with one table（DWG）．
（1）Scale Conversion Function
Addition，subtraction，multiplication，and division operations，that use immediate values and arbitrary registers，can be used as scale conversion functions．The following items should be set．
（1）Data Name
Designate the data name of the data to be converted．
（2）Input
Designate the register number，the unit，and the symbol of the input data at each row．
（3）Scale Conversion
Designate addition，subtraction，multiplication，or division，that uses immediate values and arbitrary registers，for scale conversion．
（4）Setting Range
Designate the upper and lower limits for the output．
（5）Output
Designate the number of the register into which the conversion result is to be stored and the unit and the symbol of the output data at each row．


The I／O conversion designation of the 1st row of the above example realizes the same function as the following program．

$$
\vdash \mathrm{IW} 0100 \times 10000 \div 1024 \quad \Rightarrow \mathrm{MMO1000}
$$

The I／O conversion designation of the 3rd row of the above example realizes the same function as the following program．

$$
\begin{aligned}
& \text { F IFO102 }<00000 \\
& \text { [F } 00000 \text { ] }>10000 \\
& \text { [ト } 10000 \text { ] }
\end{aligned} \quad \Rightarrow \text { WF01002 }
$$

The I／O conversion designation of the 5th row of the above example realizes the same function as the following program．

$$
\begin{aligned}
& \text { ト IW0201 + WW05000 } \times \text { WW03330 } \div \text { WW01000 - HW02220 }<01000 \\
& \text { [ } 1 \text { 01000 ] > } 30000 \\
& \text { [ト } 30000 \text { ] } \Rightarrow \text { MY02002 }
\end{aligned}
$$

(2) Bit Signal Conversion Table

The 9 types of bit signal conversion shown in Table 6.2 can be designated.
Table 6.2 List of Conversion Symbols

| Name | NO contact |
| :---: | :---: |
| NO contact | A ( ) |
| NC contact | B ( ) |
| Pulsed NO contact | PA () |
| Pulsed NC contact | PB () |
| NO contact timer. |  |
| NC contact timer |  |
| Designated time pulse for NO contact |  |
| Designated time pulse for NC contact |  |
| NO contact chattering prevention | CTA (ООО.․]) |

The following items should be set.
(1) Data Name

Designate the name of the signal to be converted.
(2) Input

Designate the relay number and the symbol for the input signal of each row.
(3) Bit Signal Conversion Set

Designate 9 types of bit signal conversion.
(4) Output

Designate the number and symbol of the relay into which the conversion result is to be sto for each row.


Equivalent Ladder Programs
The bit signal conversion designation of the 1st row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 2nd row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 3rd row of the above example realizes the same function as the following program.
IBO4003 EBCMOTD

The bit signal conversion designation of the 4th row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 5th row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 6th row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 7th row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 8th row of the above example realizes the same function as the following program.


The bit signal conversion designation of the 9th row of the above example realizes the same function as the following program.

(Note) : The E registers are registers used by the controller. It is impossible for a user to directly read or write.

### 6.6 Interlock Table

The interlock table is used to prepare various interlocks, for starting conditions, running conditio etc. of devices, in table format.

### 6.6.1 Outline of the Interlock Table

As shown in Fig. 6.5, the interlock table is composed of one main interlock table and the correspond sub interlock tables. One sub interlock table may be set for one row of the main interlock table. The s interlock table is used to prepare specific input signals for the main interlock table. The main interl table may be divided into several blocks. The maximum number of blocks is 26 and each block handled as an independent interlock. When the interlock table is stored, comments for the regist (relays) are prepared or renewed automatically according to the data name, symbol, and register num (relay number) of each row. These comments are used for comment display in the program screens a for comment printout upon printout of documents.


Fig. 6.5 Preparation of the Interlock Table

## Preparing the Interlock Table

Each interlock table (main or sub interlock table) is prepared in the same manner as follows. A maximum of 500 rows and 25 columns of data can be set.
(1) Classification of the VO signal: This is designated according to the mode (M). The following 4 modes can be used.

- I : Designates a signal to be an input signal.
- S : Designates an output signal from a sub interlock table to be used as an input signal.
- O : Designates a signal to be an output signal.
- X : Designates the contact of an output signal to be used as an input (self-hold circuit).
(2) Data Name

Designate the name of the interlock condition to be input for each row.
(3) Symbol

Designate the symbol of the interlock condition to be input for each row.
(4) Register

Designate the register number of the interlock condition to be input for each row.
(5) Interiock Input Condition

For each input signal, designate the interlock condition, which is to be used as the condition for obtaining the logic product (AND) for each column. The NO contact condition ( $\square$ ) and the NC contact condition ( $\triangle$ ) can be used as interlock conditions.
(6) Interlock Input Condition

For each output signal, designate ( $\square$ ) the above mentioned interlock conditions to be used as conditions for obtaining the logic sum (OR) for the corresponding row.

The logical product (AND) of the input symbols, which were designated as the interlock conditions, is determined for each column and the output signal is prepared as the logic sum (OR) condition of the logical product results of the columns designated at each output signal row. Thus the following interlock table will be equivalent to the ladder program shown in the next page.


Equivalent Ladder Program


### 6.7 Part Composition Table

The part composition table is used to simultaneously prepare a plurality of circuits of a fixed patter such as solenoid circuits, accessory sequence circuits, etc.

### 6.7.1 Outline of the Part Composition Table

The part composition table is composed of functions, that are used as parts, and the part compositi table. The functions to be used as parts should be prepared before using them in the part compositi table.


- Each part is composed of the main body of the functi program and the function I/O definition.

A plurality of circuits, which use the designated parts, a prepared simultaneously.
Each circuit is prepared by defining the inputs and outpu of the circuit with the register numbers.

Fig 6.6 Preparation of the Part Composition Table

### 7.2 Preparing the Part Composition Table

With the part composition table, a plurality of circuits with the same pattern can be prepared simultaneously using designated parts. In the part composition table, one row corresponds to one circuit and names, inputs, and outputs are designated for each row to prepare a plurality of circuits. The parts to be used can be designated for each row. The maximum number of inputs and the maximum number of outputs is designated by the user. A maximum of 100 circuits can be prepared.
(1) Data Name

Designate the name of each circuit.
(2) Part Name

Designate the function symbol or user function name of the function to be used as a part.
(3) Input

Use register numbers to designate the inputs of each circuit. The register whose number is designated here will provide the input to the user function.
(4) Output

Use register numbers to designate the outputs of each circuit.
(5) Head Work

Designate the number, in word form, of the D register or \# register which is to be the head work register to be used for each circuit.


### 6.7.3 Preparing the Function Program for Parts

The parts (main bodies of function programs and function I/O definitions) to be used in a part composit ${ }^{\text {I }}$ table should be prepared in advance. Although the preparation method is the same as that for ordina function programs, the following data are used for the input/output of parts and the work register.

## Input of Parts

The inputs designated at the function I/O definition will be used as the inputs for the parts. Refer "Chapter 3 REGISTER MANAGEMENT METHOD" concerning the relationship between the inf definition for a function and the input variables ( X registers) used in the function.

## Output of Parts

The outputs designated at the function I/O definition will be used as the outputs for the parts. Re to "Chapter 3 REGISTER MANAGEMENT METHOD" concerning the relationship between output definition for a function and the output variables (Y registers) used in the function.

## Work Register

The Z register corresponds to the D register of a DWG and the \# register corresponds to the register of a drawing and the sum of the head work register number of the part composition tal and the relative register number of that register is used as the number of the actual work regist

## Constant Table (C Register)

The $C$ register constant table is used for setting various data constants common to all DWG such as equipment and manufactured sources. A maximum of 200 constant tables ( C register) can be created.

### 8.1 Outline of the Constant Table (C Register)

Multiple definitions of set values are stored in the C register by the constant table ( C register). Also, the C register comments are prepared at the same time the set values are stored. When the constant table is stored, C register comments are prepared or renewed automatically according to the data name, symbol, unit, and register number of each row. These comments are used for comment display in the program screens and for comment printout upon printout of documents.


Fig. 6.7 Preparation of the C Register Constant Table

### 6.8.2 Preparing the Constant Table (C Register)

(1) Defining the Constant Table (C Register)

The following items should be set in defining the C register constant table. A maximum of 1638 constants may be set per page.
(1) Data Name

Designate the data name of the constant.
(2) Symbol

Designate the symbol of the constant.Unit
Designate the unit of the constant.Lower Limit
Designate the lower input limit of the constant.Upper Limit
Designate the upper input limit of the constant.
(6) Save Point

Designate the $\mathbf{C}$ register into which the set values are to be stored.
(2) Inputs into the Constant Table (C Register)

The set values should be input after the definition of the $C$ register constant table has beer completed.

| \% I ] Constant Table [C Register] P00001TPINIS1 CP9200SHICPU1 CP-9200SH Offine Local |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Exim |  | 2Suntaz |  | Wefntw | Euk |  | Wisumentic |
| 434 | Value of Pgain 1 amplificaton: | P1-100 | 100 | amp. | 100 | 100 | Cw00000 |
| E家2 | P gain during stall. | Stall P | 30 | amp. | 1. | 2000 | CW00001 |
| 6\% | P gain dexing normal operation | Normal P | 50- | arnp. | 1 | 2000 | Cw00002 |
| 6 | LaU time dutring gain modification | P.LAU | 10 | S | 1 | 100 | CW00003 |
| 5"5\% | Deviation imput value dead zone | Deadzon | 0 | . 1 | 0 | 500 | CW00004 |
| 4.63 | Reserved | Reserved | 0 | - | 0 | 0 | CW00005 |
|  | Incerration time | Inn time | 50 | ms | 7 | 1000 | CW00006 |
| \% | Upper integration output limit | $\operatorname{In}$ UL | 1000 | $\cdot$ | 0 : | 100 | OW00007 |
| W\% | Lower integration oupput limit | lnLL | . 1000 | - | -32767 | 32767 | CW00008 |
| \% | Integration output proportional coefficient | Prop C | 0 | - | - 0 | 0 | CW00009 |
| 6) | Integration output fixed coefficienk | FixedC | 10300 | . | 0 | 10000 | Cw00070 |
| E22 | Upper Pl output himit | PIU | $1000-$ | - | 0 | 10000 | CW00011: |
| St13 | Lower PI output limit | PIL | -1000 |  | -32767 | 32767 | CW00012 |
| [5] ${ }^{4}$ | Pl cutput resel line | RST time | 0 | 5 | 0. | 0 | CW00013 |
| - ${ }^{3}$ | 100\% power value | 100\% pW | 100 | . | 100 | 100 | CW00014 |
| 1324 | Stall powet proportion | Stall | 50 | $\cdot$ | 10 | 100 | CW00015 |
| \% | Power command LAU time | PNWLAU | 5 | s | 1 | 10. | CW00016 |
| 12\% |  |  |  |  |  |  |  |
| ¢18 |  |  |  | : |  |  |  |

## 7 <br> STANDARD SYSTEM FUNCTIONS

The functions that are provided as standard system functions and their I/O parameters are described in this chapter.

### 7.1 Data Trace Read Function (DTRC-RD)



* : Indicates the I/O designation at the CP-717.


## Configuration of the Data Trace Read Execution Status (STATUS)

| Name | Bit No. |  |
| :--- | :---: | :--- |
| System reserved | bit0 to bit7 |  |
| No trace definition | bit8 | The function will not be executed. |
| Group No. error | bit9 | The function will not be executed. |
| Designated record No. error | bit10 |  |
| Error in the designated <br> number of records read | bit11 | The function will not be executed. |
| Data storage error $\quad$ | bit12 | The function will not be executed. |
| System reserved | bit13 and bit14 |  |
| Address input error | bit15 | The function will not be executed. |

## .1.1 Readout of Data



The most recent record Nos. of trace groups are each stored in SW00100 to SW00103 as shown in Table 7.1. To read the most recent trace data, designate the most recent record No. as the record No. to be read.

Table 7.1 Newest Record Number

| System register number | Data trace definition |
| :---: | :---: |
| SW00100 | For group 1 |
| SW00101 | For group 2 |
| SW00102 | For group 3 |
| SW00103 | For group 4 |
| SW00104 | - |
| SW00105 | - |
| SW00106 | - |
| SW00107 | - |

### 7.1.2 Configuration of the Read Data

(1) Data Configuration


## (2) Record Length

A record is composed of the data for the selected items.
Word length of 1 record $=\mathrm{Bn} \times 1$ word $+\mathrm{Wn} \times 1$ word $+\operatorname{Ln} \times 2$ words + Fn $\times 2$ words
Bn : Number of bit type register selected points
Wn :Number of word type register selected points
Ln : Number of double-length integer type register selected points
A maximum of 16
Fn: Number of real number type register selected points points in total.

Maximum record length $=32$ words (e.g. when there are 16 double-length integer type real number type registers)
Minimum record length $=1$ word (e.g. when there is one bit type or integer type register)

## (3) Number of Records

| Maximum number of records | 32512/record length |
| :--- | :---: |
| Number of records when the record <br> length is the maximum | 0 to 1016 |
| Number of records when the record <br> length is the minimum | 0 to 32512 |

Trace Function (TRACE)

$\bullet$ : Indicates the I/O designation at the CP-717.

Configuration of the Trace Execution Status (STATUS)

| Name | Bit No. | Remarks |
| :--- | :---: | :--- |
| Trace data full | bit0 | This becomes ON after one round of reading of the contents <br> in the data trace memory of the designated group has been <br> completed. |
| System reserved | bit1 to bit7 |  |
| No trace definition | bit8 | The function will not be executed. |
| Designated group No. error | bit9 | The function will not be executed. |
| System reserved | bit10 to bit12 |  |
| Execution timing error | bit13 | The function will not be executed. |
| System reserved | bit14 |  |
| System reserved | bit15 |  |

### 7.3 Failure Trace Read Function (FTRC-RD)


*: Indicates the I/O designation at the CP-717.
Failure Trace Read Execution Status (STATUS)

| Name | Bit No. |  |
| :--- | :---: | :--- |
| System reserved | bit0 to bit7 |  |
| No trace definition | bit8 | The function will not be executed. |
| Designated group No. error | bit9 | The function will not be executed. |
| System reserved | bit10 |  |
| Error in the designated <br> number of records | bit11 | The function will not be executed. |
| Data storage error | bit12 | The function will not be executed. |
| System reserved | bit13 |  |
| System reserved | bit14 |  |
| Address input error | bit15 | The function will not be executed. |

### 3.1 Data Readout (Failure Occurrence Data)



The readout will always be started from the most recent record.
3.2 Readout Data Configuration (Failure Occurrence Data)
(1) Data Configuration

(2) Record Configuration

(3) Structure of Register Designation No. (2 words)

Contains the failure detection relay information.


| , | Bit Configuration of (1) | Bit Configuration of (2) |
| :---: | :---: | :---: |
| 7 | Defined flag ( $1=$ defined, $0=$ undefined) | System reserved (=0) |
| 6 | System reserved ( $=0$ ) | Data type |
| 5 | $0=$ NO contact designation, $1=$ NC contact designation | Bit $=0$, Integer $=1$, <br> Double-length integer $=2$, Real Number $=3$ |
| 3 | Type of variable |  |
| 2 | $\mathrm{S}=0, \mathrm{I}=1$ | Bit address 0 to F |
| 1 | $\mathrm{O}=2, \mathrm{M}=3$ |  |
| 0 |  |  |

## (4) Number of Records

| Minimum number of records | 0 |
| :--- | :---: |
| Maximum number of records | 64 |

### 7.3.3 Data Readout (Failure Restoration Data)



The number (amount) of restoration data is stored in SW00093 (ring counter for 1 to 9999).

### 7.3.4 Readout Data Configuration (Failure Restoration Data)

(1) Data Configuration


## (2) Record Configuration


(3) Number of Records

| Minimum number of records | 0 |
| :--- | :---: |
| Maximum number of records | 450 |

## 4 Inverter Trace Read Function (ITRC-RD)

| Name of Function | ITRC-RD |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Reads out the trace data of the inverter and stores this data in the user registers. The data in the trace buffer can be read out upon designating the number of records needed. The readout can be performed upon designating just the necessary items in the record. <br> [Applicable inverters] <br> Inverters connected via CP-213, CP-215, or CP-216 |  |  |  |  |
| Function Definition |  |  |  |  |  |
| I/O Definition | No. | Name | $\frac{\text { I/O }}{\text { Designation* }}$ |  | Description |
| Input | 1 | EXECUTE | B-VAL | Inverter trace read | command |
|  | 2 | ABORT | B-VAL | Inverter trace read | forced interruption command |
|  | 3 | DEV-TYP | I-REG | Type of transmissio <br> CP-213=2 <br> CP-215=1 <br> CP-216=4 | n device |
|  | 4 | CIR-NO | I-REG | Line No. CP-213: 1 to 8 CP-215: 1 to 8 CP-213: 1 to 8 |  |
|  | 5 | ST-NO | I-REG | Slave station No. CP-213: 1 to 31 CP-215: 1 to 64 CP-216: 1 to 30 |  |
|  | 6 | CH-NO | I-REG | Transmission buffer | r channel No. (No designation) |
|  | 7 | REC-SIZE | I-REG | Number of records $t$ | to be read (1 to 64) |
|  | 8 | SELECT | I-REG | Items to be read ( 00 Bits 0 to F correspo | 001H to FFFFH) <br> nd to trace data items 1 to 16 . |
|  | 9 | DAT-ADR | Address input | Head address of dat (address of MW or DW | ta buffer register DW) |
| Output | 1 | BUSY | B-VAL | The reading of inver | rter trace data is in progress. |
|  | 2 | COMPLETE | B-VAL | Completion of inver | ter trace read |
|  | 3 | ERROR | B-VAL | Occurrence of error |  |
|  | 4 | STATUS | I-REG | Inverter trace read | execution status |
|  | 5 | REC-SIZE | 1-REG | Number of read reco | ords |
|  | 6 | REC-LEN | I-REG | Length of read recor | rd (for 1 record) |

[^6]Configuration of the Inverter Trace Read Execution Status (STATUS)

| Name | Bit No. | Remarks |
| :--- | :---: | :--- |
| System reserved | bit0 to bit8 |  |
| Transmission parameter error | bit 9 | The function is not executed. |
| System reserved | bit10 | bit11 |
| Error in the designated <br> number of records | The function is not executed. |  |
| Data storage error | bit12 | .The function is not executed. |
| Transmission error | bit13 | The function is not executed. |
| System reserved | bit14 |  |
| Address input error | bit15 | The function is not executed. |

### 7.4.1 Readout of inverter Trace Data



The readout will always be started from the most recent record.

### 7.4.2 Readout Data Configuration

## (1) Data Configuration

| DAT-ADR $\rightarrow 1$ to 16 words |  | $\begin{array}{r} \text { Record } 1 \text { ITEM1 } \\ \text { : } \\ \text { ITEM16 } \end{array}$ |
| :---: | :---: | :---: |
| ; | 1 to 16 words | Record 2 |
| ! | . | : |
| , | - | : |
|  | 1 to 16 words | Record n |


(2) Record Length

A record is'composed of the data of the selected items.
Word length of 1 record $=1$ to 16 words
(3) Number of Records

Maximum number of records $=120$

## . 5 Inverter Constant Write Function (ICNS-WR)


*: Indicates the I/O designations at the CP-717.

## Configuration of Inverter Constant Write Execution Status (STATUS)

| Name | Bit No: |  |
| :--- | :---: | :--- |
| System reserved | bit0 to bit7 |  |
| Execution sequence error | bit 8. | The function is not executed. |
| Transmission parameter error | bit 9 | The function is not executed. |
| Designated type error | bit10 | The function is not executed. |
| Designated No. error | bit11 | The function is not executed. |
| Error in number (amount) of the <br> designated data | bit12 | The function is not executed. |
| Transmission error . | bit13 | The function is not executed. |
| Inverter response error | bit14 | The function is not executed. |
| Address input error | bit15 | The function is not executed. |

(Note) : In the case of an inverter response error, the error codes from the inverter are indicated in bit0 to bit7.
$01 \mathrm{H}(1)$ : function code error
02H(2) : reference No. error
$03 \mathrm{H}(3)$ : write-in count error
$21 \mathrm{H}(33)$ : write-in data upper/lower limit error
$22 \mathrm{H}(34)$ : write-in error (during running, during UV)
Numbers in ( ) are of decimal expressions.

### 7.5.1 Configuration of the Write-in Data



Method of Writing to an EEPROM

Procedures for writing constants to an EEPROM (inverter internal constant storage memory) are shown in Fig. 7.1.


Fig. 7.1 EEPROM Write Procedures

Constants written with the system function "ICNS-WR" are once entered in work memory. In order to actually store these in EEPROM, it is necessary to bring up the WRITE ENTER command as shown in Fig. 7.2.


Fig. 7.2 WRITE ENTER Command
(1) WRITE ENTER Command

Using the "ICNS-WR" function, by writing the data " 0 " in the reference number "FFFD," the WRITE ENTER command is entered for the inverter.
(2) Program Example

An example of a program that writes " 200 " in the constant "C1-01" is shown in Fig. 7.3 (1), (2) (1) First, write to the inverter work memory.


IFON (When end normally)

(Normal operation status)
$\Rightarrow$ DTV0003
IEND


IFON (When ended with error)


IEND

DEND

[^7](2) Actually writing to EEPROM. (Enter the WRITE ENTER command.)


IFON (When end normally)


IFON (When ended with error)


DEND

> *: By turning DB00000 = ON, a one time only write can be executed.

Fig. 7.3 Program Example

## NOTE

- The WRITE ENTER command writes all constants that have been written to work memory up to that point to the EEPROM.
- If power to the inverter is turned OFF, work memory data is lost, but data written to the EEPROM is saved.


### 7.6 Inverter Constant Read Function (ICNS-RD)

| Name of Function |  |  | , .. | ICNS- | -RD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Reads the inverter constants. <br> The types and ranges of the inverter constants to be read can be designated. [Applicable inverters] <br> Inverters connected via CP-213, CP-215, or CP-216. |  |  |  |  |
| Function Definition |  |  |  |  |  |
| I/O Definition | No. | Name | $\begin{gathered} \text { I/O } \\ \text { Designation* } \end{gathered}$ |  | Description |
| Input | 1 | EXECUTE | B-VAL | Inverter const | tant read execution command |
|  | 2 | ABORT | B-VAL | Inverter const | tant read forced interruption command |
|  | 3 | DEV-TYP | I-REG | Type of trans CP-215=1 CP-216=4 | mission device |
|  | 4 | CIR-NO | I-REG | Line No. CP-215: 1 to CP-216: 1 to | $\begin{aligned} & 08 \\ & 08 \\ & \hline \end{aligned}$ |
|  | 5 | ST-NO | I-REG | Slave station CP-215: 1 to CP-216: 1 to | No. <br> o 64 <br> 30 |
|  | 6 | CH-NO | I-REG | Transmission | buffer channel No. (No designation) |
|  | 7 | CNS-TYP | I-REG | Type of invert $0=$ direct de $3=\mathrm{Cn}, 4=\mathrm{Dr}$ | ter constant esignation of reference No. $1=\mathrm{An}, 2=\mathrm{Bn}$, $\mathrm{n}, 5=\mathrm{En}, 6=\mathrm{Fn}, 7=\mathrm{Hn}, 8=\mathrm{Ln}, 9=\mathrm{On}, 10=\mathrm{Tn}$ |
|  | 8 | CNS-NO | I-REG | Inverter cons The upper limi If CNS-TYP = | tant No. (1 to 99) it will differ according to the type of inverter. $=0$, designate the reference No. |
|  | 9 | CNS-SIZE | I-REG | Number of inv (number of da | verter constants ata to be read) 1 to 125 |
|  | 10 | DAT-ADR | Address input | Register addr or DW) | ess of the data to be read (address of MW |
| Output | 1 | BUSY | B-VAL | Inverter const | tants are being read. |
|  | 2 | COMPLETE | B-VAL | The reading of | of inverter constants has been completed. |
|  | 3 | ERROR | B-VAL | Occurrence of | f error |
|  | 4 | STATUS. | I-REG | Inverter const | tant read execution status |

[^8]Configuration of Inverter Constant Read Execution Status (STATUS)

| Name | Bit No. |  |
| :--- | :---: | :--- |
| System reserved | bit0 to bit7 |  |
| Execution sequence error | bit 8 | The function is not executed. |
| Transmission parameter error | bit 9 | The function is not executed. |
| Designated type error | bit10 | The function is not executed. |
| Designated No. error | bit11 | The function is not executed. |
| Error in number (amount) of the <br> designated data | bit12 | The function is not executed. |
| Transmission error | bit13 | The function is not executed. |
| Inverter response error | bit14 | The function is not executed. |
| Address input error | bit15 | The function is not executed. |

(Note) : In the case of an inverter response error, the error codes from the inverter are indicated in bit0 to bit7.
$01 \mathrm{H}(1)$ : function code error
$02 \mathrm{H}(2)$ : reference No. error
$03 \mathrm{H}(3)$ : Readout count error
Numbers in ( ) are of decimal expressions.

## Configuration of the Data Readout



### 7.7 CP-213 Initial Data Setting Function (ISET-213)



Send Message Function (MSG-SND)


* : Indicates the I/O designation at the CP-717.
** : Designate the MEMOBUS protocol ( $=1$ ) if transmission is to be performed with the MELSEC or OMRON procedure. Protocol conversion will be carried out at the transmission device (CP217, CP-218). Refer to (1) of 5.3.4, "OMRON Communication" or (2) of 5.3.4, "MELSEC Communication" of the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details on the protocol conversion specifications.

PARAM

| No. | IN/OUT |  | Contents. |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| 000 | OUT | Process result | Process result |  |
| 01 | OUT | Status | Status |  |
| 02 | IN | Called station \# | Called station \# | Called connection \# in the case of <br> DEV-TYP = CP-218 |
| 03 | SYS | System reserved | System reserved |  |
| 04 | IN | Function code |  |  |
| 05 | IN | Data address | Data address |  |
| 06 | IN | Data size | Data size |  |
| 07 | IN | Called CPU \# | Called CPU\# |  |
| 08 | IN | Coil offset |  |  |
| 09 | IN | Input relay offset |  |  |
| 10 | IN | Input register offset |  |  |
| 11 | IN | Holding register offset |  |  |
| 12 | SYS | For system use | For system use |  |
| 13 | SYS | System reserved | System reserved |  |
| 14 | SYS | System reserved | System reserved |  |
| 15 | SYS | System reserved | System reserved |  |
| 16 | SYS | System reserved | System reserved |  |

### 7.8.1 Parameters

(1) Process Result (PARAM00)

The process result is output to the upper byte. The lower byte is for system analysis.

- 00 ID:In process (BUSY)
- 10[]: End of process (COMPLETE)
- 8디: Occurrence of error (ERROR)
[Error Classification]
- 81] : Function code error

The sending of an unused function code was attempted. Or, an unused function code was received.

- 82 [ID: Address setting error

The data address, coil offset, input relay offset, input register offset, or holding registe offset setting is out of range.
83그: Data size error
The size of the sent or received data is out of range.
84디: Line No. setting error
The line No. setting is out of range.

- 85기: Channel No. setting error

The channel No. setting is out of range.
-86]: Station address error
The station No. setting is out of range.

- 88ПI. Transmission unit error.

An error response was returned from the transmission unit. (Refer to (2) of 7.8.1.)
89]l: Device selection error
A non-applicable device is selected.
(2) Status (PARM01)

Outputs the status of the transmission unit.
(a) Bit Assignment

(b) COMMAND

| Code | Symbol |  |
| :---: | :--- | :--- |
| 1 | U_SEND | Send generic message. |
| 2 | U_REC | Receive generic message. |
| 3 | ABORT | Forced interruption |
| 8 | M_SEND | Send MEMOBUS command $\cdots$ completed upon receipt of response. |
| 9 | M_REC | Receive MEMOBUS command $\cdots$ accompanies sending of response. |
| C | MR_SEND | Send MEMOBUS response. |

(c) RESULT

| Code | Symbol | Meaning |
| :---: | :--- | :--- |
| 1 | SEND_OK | Sending has been completed correctly. |
| 2 | REC_OK | Receiving has been completed correctly. |
| 3 | ABORT_OK | Completion of forced interruption |
| 4 | FMT_NG | Parameter format error |
| 5 | SEQ_NG, <br> or INIT_NG | Command sequence error <br> The token has not been received yet. <br> Not connected to a transmission system. |
| 6 | RESET_NG, <br> or O_RING_NG | Reset state <br> Out-of-ring. The token could not be received even when the token <br> monitor time was exceeded. |
| 7 | REC_NG | Data receive error (error detected by a program of a lower rank) |

(d) PARAMETER

One of the error codes of Table 7.2 is indicated if RESULT = 4(FMT_NG). Otherwise, this indicates the address of the called station.

Table 7.2 Error Codes

| Code |  |
| :---: | :--- |
| 00 | No errors. |
| 01 | Station address is out of range. |
| 02 | Monitored MEMOBUS response receiving time error |
| 03 | Resending count setting error |
| 04 | Cyclic area setting error |
| 05 | Message signal CPU No. error |
| 06 | Message signal register No. error |
| 07 | Message signal word count error |

(e) REQUEST
$1=$ Request
$0=$ Completion of receipt report
(3) Called Station \# (PARAM02)
[CP-215]
1 to 64 : Message is sent to the designated station.
00FFH: Message is sent to all stations (broadcasting).
[CP-216]
1 to 30 : Message is sent to the designated station (possible only sending from the master statio
80 H : Message is sent to the master station (possible only sending from a slave station).
Note : With CP-216, message transmission between slave stations is not possible. [CP-217]
1 to 254: Message is sent to the station of designated device address.

## [CP-218]

1 to 20 : Message is sent to the station of designated connection No.
[CP-2500]
1 to 32 : Message is sent to the designated station.
129 to 160 : Message is sent to the stations of designated group address (group transmissio 00 FFH : Message is sent to all stations (broadcasting).
[CP-2520]
1 to 64 : Message is sent to the designated station.
00FFH : Message is sent to all stations (broadcasting).
(4) Function Code (PARAM04)

The MEMOBUS function code to be sent is set.

| Function code |  | Setting |
| :---: | :---: | :---: |
| 00H | Unused | $\times$ |
| 01H | Read coil status | $\bigcirc$ |
| 02H | Read input relay status | $\bigcirc$ |
| 03H | Read contents of holding register | $\bigcirc$ |
| 04H | Read contents of input register | $\bigcirc$ |
| 05H | Change status of single coil | $\bigcirc$ |
| 06H | Write into a single holding register | $\bigcirc$ |
| 07H | Unused | $\times$ |
| 08H | Loop-back test | $\bigcirc$ |
| 09H | Read contents of holding register (expanded) | 0 |
| OAH | Read contents of input register (expanded) | $\bigcirc$ |
| 0BH | Write into holding register (expanded) | $\bigcirc$ |
| OCH | Unused | $\times$ |
| ODH | Discontinuous readout of holding register (expanded) | $\bigcirc$ |
| OEH | Discontinuous write into holding register (expanded) | $\bigcirc$ |
| 0FH | Change status of a multiple coil | 0 |
| 10H | Write into a plurality of holding registers | $\bigcirc$ |
| 11 H to 20 H | Unused | $\times$ |
| 21 H to 3FH | System reserved | $\times$ |
| 40 H to 4 FH | System reserved | $\times$ |
| 50H or more | Unused | $\times$ |

( $\times$ : cannot be set, $\bigcirc$ : can be set)
Note : Only MW (MB) can be used as the sending/receiving register during master operation. T MB, MW, IB, and IW registers can be used respectively as the coil, holding register, inp relay, and input registers during slave operation.
(5) Data Address (PARAM05)

The set contents will differ according to the function code as follows.
(1) Request for readout from/write-in to coil or relay: Set the head bit address of the data.
(2) Request for continuous readout from/write-in to a register: Set head word address of the data.
(3) Request for discontinuous readout from/write-in to a register: Set head word address of the address table.

| Function code |  | Data Address Setting Range |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 00H | Unused | Invalid |  |  |
| 01H | Read coil status | 0 to 65535 | (0 to FFFFH) | (1) |
| 02H | Read input relay status | 0 to 65535 | (0 to FFFFH) | (1) |
| 03H | Read contents of hold register | 0 to 32767 | (0 to 7FFFH) | (2) |
| 04H | Read contents of input register | 0 to 32767 | (0 to 7FFFH) | (2) |
| 05H | Change status of single coil | 0 to 65535 | (0 to FFFFH) | (1) |
| 06H | Write into a single holding register | 0 to 32767 | (0 to 7FFFH) | (2) |
| 07H | Unused | Invalid |  |  |
| 08H | Loop-back test | Invalid |  |  |
| 09H | Read contents of holding register (expanded) | 0 to 32767 | (0 to 7FFFH) | (2) |
| 0AH | Read contents of input register (expanded) | 0 to 32767 | (0 to 7FFFH) | (2) |
| 0BH | Write into holding register (expanded) | 0 to 32767 | (0 to 7FFFH) | (2) |
| OCH | Unused | Invalid |  |  |
| ODH | Discontinuous readout of holding register (expanded) | 0 to 32767 | (0 to 7FFFH) | (3) |
| OEH | Discontinuous write into holding register (expanded) | 0 to 32767 | (0 to 7FFFH) | (3) |
| OFH | Change status of a multiple coil | 0 to 65535 | (0 to FFFFH) | (1) |
| 10H | Write into a plurality of holding registers | 0 to 32767 | ( 0 to 7FFFH) | 1 (2) |

(6) Data Size (PARAM06)

Set the size (in number of bits or number of words) of the data that is requested for readout or write-in. The setting range will differ according to the transmission module and the function code to be used.
[CP-215]

| Function code |  | Data Size Setting Range |  |
| :---: | :---: | :---: | :---: |
|  |  | CP-215/CP-218/CP-2520 | CP-216/CP-217-CP-2500 |
| 00H | Unused | Invalid |  |
| 01H | Read coil status | 1 to 2000 ( 1 to 07D0H)/number of bits |  |
| 02H | Read input relay status | 1 to 2000 (1 to 07D0H)/number of bits |  |
| 03H | Read contents of holding register | 1 to 125 ( 1 to 007DH)/number of words |  |
| 04H | Read contents of input register | 1 to 125 ( 1 to 007 DH )/number of words |  |
| 05H | Change status of single coil | Invalid |  |
| 06 H | Write inte a single holding register | Invalid |  |
| 07H | Unused | Invalid |  |
| 08H | Loop-back test | Invalid |  |
| 09H | Read contents of holding register (expanded) | 1 to 508 (1 to 01FCH)/number of words | 1 to 252 (1 to 00FCH)/number of words |
| 0A | Read contents of input register (expanded) | 1 to 508 (1 to 01FCH)/number of words | 1 to 252 (1 to 00FCH)/number of words |
| OB | \| Write into holding register (expanded) | 1 to 507 (1 to 01FBH)/number of words | 1 to 251 (1 to 00FBH)/number of words |
| OC | Unused | Invalid |  |
| OD | Discontinuous readout of holding register (extended) | 1 to 508 (1 to 01FCH)/number of words | 1 to 252 (1 to 00FCH)/number of words |
| OE | Discontinuous write into holding register (extended) | 1 to 254 (1 to 00FEH)/number of words | 1 to 126 (1 to 007 EH$) / \mathrm{number}$ of words |
| OFH | Change status of multiple coil | 1 to 800 (1 to 0320 H$) /$ number of bits |  |
| $10 \mathrm{H}$ | Write into a plurality of holding registers | 1 to 100 (1 to 0064 H )/number of words |  |

(7) Called CPU \# (PARAMO7)

Set the called CPU No.
When the sending destination is CP-9200SH, set 1 or 2:
For other cases, set 0.
(8) Coil Offset (PARAM08)

Set the offset word address of the coil.
This is valid in the case of function codes $01 \mathrm{H}, 05 \mathrm{H}$, and 0 FH .
(9) Input Relay Offset (PARAM09)

Set the offset word address of the input relay.
This is valid in the case of function code 02 H .
(10) Input Register Offset (PARAM10)

Set the offset word address of the input register.
This is valid in the case of function codes 04 H and 0 AH :
(11) Holding Régister Offset (PARAM11)

Set the offset word address of the holding register.
This is valid in the case of function codes $03 \mathrm{H}, 06 \mathrm{H}, 09 \mathrm{H}, 0 \mathrm{BH}, 0 \mathrm{DH}, 0 \mathrm{EH}$, and 10 H .
(12) For System Use (PARAM12)

The channel No. being used is stored. Make sure that this will be set to 0000 H by the use program on the first scan after turning on the power. This parameter must not be changed by th user program thereafter since this parameter will then be used by the system.
(13) Relationship between the Data Address, Size and Offset

$\mathrm{A}=$ sending side offset address
$B=$ sending side data address
$\mathrm{C}=$ receiving side offset address
(14) When transmission protocol is set to non-procedural The settings of PARAM04, PARAM08, PARAM09, and PARAM10 are not necessary. Transmissio enabled register is only MW.
(1) EXECUTE (Send Message Execution Command)

When this command becomes "ON", the message is sent.
This must be held until COMPLETE (completion of process) or ERROR (occurrence of error) becomes "ON".
(2) ABORT (Send Message Forced Interruption Command)

This command forcibly interrupts the sending of the message. This has priority over EXECUTE (send message execution command).
(3) DEV-TYP (Transmission Device Type)

Designates transmission device type.

|  | Transmission Device Type |
| :--- | :---: |
| CP-215 | 1 |
| CP-216 | 4 |
| CP-217 | 5 |
| CP-218 | 6 |
| CP-2500 | 3 |
| CP-2520 | 7 |

(4) PRO-TYP (Transmission Protocol)

Designates transmission protocol. When transmitting with MELSEC or OMRON procedures, specify MEMOBUS protocol (=1). Protocol is converted by the transmission device (CP-217, CP-218).

MEMOBUS: Setting $=1$
Non-procedural: Setting = 2
For details of protocol conversion specifications, refer to the following manuals.
Control Pack CP-9200SH User's Manual (SIE-C879-40.1)
5.3.4 (1) "OMRON communications"
5.3.4 (2) "MELSEC communications"

Note: In non-procedural transmission, a response is not received from the other station.
(5) CIR-NO (Circuit No.)

Designate the Circuit No.

|  | Circuit No. |
| :--- | :--- |
| CP-215 | 1 to 8 (Option) |
| CP-216 | 1 to 8 (Option) |
| CP-217 | 1 to 24 (Option) |
| CP-218 | 1 to 8 (Option) |
| CP-2500 | 1 to 8 (Option) |
| CP-2520 | 1 to 8 (Option) |

(6) CH-NO (Channel No.)

Designate the channel No. of the transmission unit. However, the channel number should be set so as not to be duplicated on a single line.

|  | Channel No. |
| :--- | :---: |
| CP-215 | 1 to 13 |
| CP-216 | 1 to 3 |
| CP-217 | 1 |
| CP-218 | 1 to 10 |
| CP-2500 | 1 to 14 |
| CP-2520 | 1 to 15 |

(7) PARAM (Set Data Head Address)

The head address of the set data is designated. For details of the set data refer to 7.8.1. "Parameters."

### 7.8.3 Outputs

(1) BUSY (In Process)

Indicates that the process is being executed. Keep EXECUTE set to "ON".
(2) COMPLETE (Completion of Process)

Becomes "ON" for only 1 scan upon normal completion.
(3) ERROR (Occurrence of Error)

Becomes "ON" for only 1 scan upon occurrence of error.
Refer to PARAM00 (7.8.1 (1)) and PARAM01 (7.8.1 (2)) concerning the cause.

## Limitations Arising from Other Companies' Communications Protocols with the CP-217IF

(1) When Making a Dedicated Protocol Connection Link with the MELSEC Computer

Communication is possible with type 1 protocol (response possible only for full-dual connection).

- With a MSG-SND function, receiving and sending with responce of ACPU common commands to and from the MELSEC sequencer are possible, but commands that may be used are limited (read out/write in of device memory, wrap test).

Designate MEMOBUS protocol ( $=1$ ) for input of the PRO-TYP (transmission protocol) of the MSG-SND function. On the I/O definition screen for the transmission port, if MELSEC master is set, conversion to the corresponding MELSEC format is performed by the CP-217IF unit. Change designated parameters at this time to parameters of corresponding MEMOBUS procedures.
Refer to the following manuals for correspondence of MELSEC commands and MEMOBUS function codes, and correspondence of registers for sending and receiving and device addresses on the MELSEC side.

- Control Pack CP-9200SH User's Manual (SIE-C879-40.1)
5.3.4 (2) "MELSEC communications"
- In MEMOBUS $\rightarrow$ MELSEC format conversion, due to MELSEC protocol characteristic restrictions or MELSEC sequencer type characteristic restrictions, limits in addition to number of read out words of a register and other MEMOBUS procedures arise, so carefully read manuals related to connected equipment before using.
Furthermore be sure to refer to the manual related to MELSEC computer link dedicated protocol type 1 commands.
(2) When Making an OMRON Upward Linking Mode (SYSWAY) Connection

With a MSG-SND function, sending and receiving with response of commands to and from the OMRON sequencer are possible, but commands that may be used are limited (I/O relay/DM read out/write, wrap test).

Designate MEMOBUS protocol ( $=1$ ) for input of the PRO-TYP (transmission protocol) of the MSG-SND function. On the I/O definition screen for the transmission port, if OMRON master is set, conversion to the corresponding OMRON format is performed by the CP-217IF unit.
Change designated parameters at this time to parameters of corresponding MEMOBUS procedures.
Refer to the following manuals for correspondence of OMRON commands and MEMOBUS function codes, and regarding correspondence of registers for sending and receiving and the relay (CH)/DM area on the OMRON side.

- Control Pack CP-9200SH User's Manual (SIE-C879-40.1)
5.3.4 (1) "OMRON communications"
- In MEMOBUS $\rightarrow$ OMRON format conversion, due to OMRON protocol characteristic restrictions or OMRON sequencer type characteristic restrictions, limits in addition to number of read out words of a register and other MEMOBUS procedures arise, so carefully read manuals related to connected equipment before using.
Furthermore be sure to refer to the manual related to OMRON communications procedures.
This corresponds to transmission procedures by multi-programs stipulated in OMRON procedures, but set the upper limit for the number of words that can be accessed with one instruction to 125 words for DM register read out, and 100 words for write-in (restricted conditions of MEMOBUS procedures).


### 7.8.5 Program Example

(Set the system register to 0 on the first scan.)


IEND
DEND

Receive Message Function (MSG-RCV)


[^9]PARAM

| No. | IN/OUT | Contents |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MEMOBUS | Process result |  |
| 00 | OUT | Process result | Process result |  |
| 01 | OUT | Status | Status |  |
| 02 | OUT* | Calling station \# | Calling station \# | * Calling connection \# in the case of DEV-TYP $=\mathrm{CP}-218$. |
| 03 | SYS | System reserved | System reserved |  |
| 04 | OUT | Function code |  |  |
| 05 | OUT | Data address | Data address |  |
| 06 | OUT | Data size | Data size |  |
| 07 | OUT | Calling CPU \# | Calling CPU\# |  |
| 08 | IN | Coil offset |  |  |
| 09 | IN | Input relay offset |  |  |
| 10 | IN | Input register offset |  |  |
| 11 | IN | Holding register offset |  |  |
| 12 | IN | Write-in range LO |  |  |
| 13 | IN | Write-in range HI |  |  |
| 14 | SYS | For system use | For system use |  |
| 15 | SYS | System reserved | System reserved |  |
| 16 | SYS | System reserved | System reserved |  |

*.When CP-218 is set for DEV-TYP, IN.

### 7.9.1 Parameters

(1) Process Result (PARAM00)

The process result is output to the upper byte. The lower byte is for system analysis.

- 00 ПI : In process (BUSY)
- 10 [] : End of process (COMPLETE)
- 8 ㄱ] : Occurrence of error (ERROR)
[Error Classification]
- 81][: Function code error

An unused function code was received.

- 82[]: Address setting error

The data address, coil offset, input relay offset, input register offset, or holding regist offset setting is out of range.

- 83] : Data size error

The size of the sent or received data is out of range.

- $84 \square$ : Line No. setting error

The line No. setting is out of range.

- 85] : Channel No. setting error

The channel No: setting is out of range.

- 86 $\square \square$ : Station address error

The station No. setting is out of range.

- 88][: Transmission unit error.

An error response was returned from the transmission unit. (Refer to (2) of 7.9.1.)
89]. Device selection error
A non-applicable device is selected.
(2) Status (PARAM01)

Outputs the status of the transmission unit. See 7.8 .1 (2), "Status (PARAM01)" for details.
(3) Calling Station \# (PARAM02)
[CP-215, CP-216, CP-217, CP-2500, CP-2520]
The station number of sending side is output.
[CP-218]
1 to 20 : The calling station connection number is set.
(4) Function Code (PARAM04)

Outputs the MEMOBUS function code received.

|  | Function code | Output |
| :---: | :---: | :---: |
| 00H | Unused | $\times$ |
| 01H | Read coil status | $\bigcirc$ |
| 02H | \| Read input relay status | $\bigcirc$ |
| 03H | Read contents of holding register | $\bigcirc$ |
| 04H | Read contents of input register | $\bigcirc$ |
| 05H | Change status of single coil | $\bigcirc$ |
| 06H | Write into a single holding register | $\bigcirc$ |
| 07H | Unused | $\times$ |
| 08H | L Loop-back test | 0 |
| 09H | Read contents of holding register (expanded) | $\bigcirc$ |
| OAH | Read contents of input register (expanded) | $\bigcirc$ |
| OBH | 1 Write into holding register (expanded) | $\bigcirc$ |
| 0 CH | Unused | $\times$ |
| ODH | Discontinuous readout of holding register (expanded) | 0 |
| OEH | Discontinuous write into holding register (expanded) | $\bigcirc$ |
| 0FH | Change status of a multiple coil | $\bigcirc$ |
| 10 H | Write into a plurality of holding registers | $\bigcirc$ |
| 11 H to 20 H | Unused | $\times$ |
| 21 H to 3FH | System reserved | $\times$ |
| 40 H to 4 FH | \| System reserved | $\times$ |
| 50 H to | Unused | $\times$ |

( $\times$ : cannot be output, $\bigcirc$ : can be output)
Note : The MB, MW, IB, and IW registers can be used respectively as the coil, holding register, input relay, and input registers during slave operation.
(5) Data Address (PARAM05)

The data address requested by the sending side is output.
(6) Data Size (PARAM06)

The data size (number of bits or number of words) of the requested read or write is output.

## (7) Calling CPU \# (PARAM07)

The calling CPU No. is output.
When the sending source is CP-9200SH, 1 or 2 is output. For other cases, 0 is output.
(8) Coil Offset (PARAM08)

Set the offset word address of the coil.
This is valid in the case of function codes $01 \mathrm{H}, 05 \mathrm{H}$, and 0 FH .
(9) Input Relay Offset (PARAM09)

Set the offset word address of the input relay.
This is valid in the case of function code 02 H .
(10) Input Register Offset (PARAM10)

Set the offset word address of the input register.
This is valid in the case of function codes 04 H and 0 AH .
(11) Holding Register Offset (PARAM11)

Set the offset word address of the hold register.
This is valid in the case of function codes $03 \mathrm{H}, 06 \mathrm{H}, 09 \mathrm{H}, 0 \mathrm{BH}, 0 \mathrm{DH}, 0 \mathrm{EH}$, and 10 H .
(12) Write-in Range LO (PARAM12), Write-in Range HI (PARAM13)

Set the write allowable range for the request for write-in. A request which is outside of this rang will cause an error.
This is valid in the case of function code $0 \mathrm{BH}, 0 \mathrm{EH}, 0 \mathrm{FH}$, and 10 H .
$0 \leqq$ Write-in Range LO $\leqq$ Write-in Range $\mathrm{HI} \leqq$ Maximum value of MW Address
(13) For System Use (PARAM14)

The channel No. being used is stored. Make sure that this will be set to 0000 H by the use program on the first scan after turning on the power. This value must not be changed by the use program thereafter since this parameter will then be used by the system.
(14) When Non-procedural is set for Transmission Protocol

PARAM04 has no function. The settings of PARAM08, PARAM09, and PARAM10 are no necessary. The message receivable register is only MW.

### 7.9.2 Inputs

(1) EXECUTE (Receive Message Execution Command)

When this command becomes "ON", the message is received.
This must be held until COMPLETE (completion of process) or ERROR (occurrence of error becomes "ON".
(2) ABORT (Receive Message Forced Interruption Command)

This command forcibly interrupts the receiving of the message. This has priority over EXECUTL (receive message execution command).
(3) DEV-TYP (Transmission Device Type) Designates transmission device type.

|  | Transmission Device Type |
| :--- | :---: |
| CP-215 | 1 |
| CP-216 | 4 |
| CP-217 | 5 |
| CP-218 | 6 |
| CP-2500 | 3 |
| CP-2520 | 7 |

(4) PRO-TYP (Transmission Protocol)

Designates transmission protocol. When transmitting with MELSEC or OMRON procedures, designate MEMOBUS protocol (=1). Protocol is converted by the transmission device (CP-217, CP-218).

MEMOBUS: Setting $=1$
Non-procedural: Setting = 2
For details of protocol conversion specifications, refer to the following manuals.
Control Pack CP-9200SH User's Manual (SIE-C879-40.1)
5.3.4 (1) "OMRON communications"
5.3.4 (2) "MELSEC communications"

Note: In non-procedural transmission, a response is not sent to the other station.
(5) CIR-NO (Line No.)

Designate the Circuit No.

|  | Circuit No. |
| :--- | :---: |
| CP-215 | 1 to 8 (Option) |
| CP-216 | 1 to 8 (Option) |
| CP-217 | 1 to 24 (Option) |
| CP-218 | 1 to 8 (Option) |
| CP-2500 | 1 to 8 (Option) |
| CP-2520 | 1 to 8 (Option) |

(6) CH-NO (Channel No.)

Designate the channel No. of the transmission unit. However, the channel number should be set so as not to be duplicated on a single line.

|  | Channel No. |
| :--- | :---: |
| CP-215 | 1 to 13 |
| CP-216 | 1 to 8 |
| CP-217 | 1 |
| CP-218 | 1 to 10 |
| CP-2500 | 1 to 14 |
| CP-2520 | 1 to 15 |

(7) PARAM (Setting Data Head Address)

The head address of the set data is designated. For details of the setting data, refer to 7.9.1.
"Parameters."

### 9.3 Outputs

(1) Busy (In Process)

Indicates that the process is being executed. Keep EXECUTE set to "ON".
(2) COMPLETE (Completion of Process)

Becomes "ON" for only 1 scan upon normal completion.
(3) ERROR (Occurrence of Error)

Becomes "ON" for only 1 scan upon occurrence of error.
Refer to PARAM00 (7.8.1 (1)) and PARAM01 (7.8.1 (2)) concerning the cause.

### 7.9.4

Limitations Arising from Other Companies' Communications Protocols with the CP-217IF
(1). When Making a Dedicated Protocol Connection Link with the MELSEC Computer

Communication is possible with type 1 protocol (response possible only for full-dual connection
With a MSG-RCV function, receiving and sending with response of ACPU common command to and from the MELSEC master device are possible, but commands that may be used an limited (read out/write in of device memory, wrap test).

Designate MEMOBUS protocol ( = 1) by input of the PRO-TYP (transmission protocol) of th MSG-RCV function. On the I/O definition screen for the transmission port, if MELSEC slave set, conversion to the corresponding MELSEC format is performed by the CP-217IF unit. Change designated parameters to parameters of corresponding MEMOBUS procedures. Refe to the following manuals for correspondence of MELSEC commands and MEMOBUS functio codes, correspondence of registers for sending and receiving and device addresses on th MELSEC side.

- Control Pack CP-9200SH User's Manual (SIE-C879-40.1)
5.3.4 (2) "MELSEC communications"
(2) When Making an OMRON Upward Linking Mode (SYSWAY) Connection

With a MSG-RCV function, receiving and sending with responce of commands to and from th OMRON master device are possible, but commands that may be used are limited (I/O relay DM read out/write, wrap test).

Designate MEMOBUS protocol ( $=1$ ) for input of the PRO-TYP (transmission protocol) of th MSG-RCV function. On the I/O definition screen for the transmission port, if OMRON slave set, conversion to the corresponding OMRON format is performed by the CP-217IF unit. Change designated parameters to parameters of corresponding MEMOBUS procedures. Refer to the following manuals for correspondence of OMRON commands and MEMOBU function codes, regarding correspondence of registers for sending and receiving and the rela (CH)/DM area on the OMRON side.

- Control Pack CP-9200SH User's Manual (SIE-C879-40.1)


### 5.3.4 (1) "OMRON communications"

This corresponds to transmission procedures by multi-programs stipulated in OMRON proce dures, but set the upper limit for the number of words that can be accessed with one instruc tion to 125 words for DM register read out, and 100 words for writing (restricted conditions c MEMOBUS procedures).


IEND

DEND

### 7.10 Counter Function (COUNTER)

| Name of Function | COUNTER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Increments or decrements the current value when the count up/down command (UPCMD, DOWN-CMD) changes from OFF to ON. <br> When the counter reset command (RESET) becomes ON, the current counter value is set to 0 . Also, the current counter value and the set value are compared and the comparison result is output. <br> * The current value will not be incremented neither decremented if a counter error (current value $>$ set value) occurs. |  |  |  |  |
| Function Definition |  |  |  |  |  |
| I/O Definition | No. | Name | $\begin{array}{\|c\|} \hline \text { I/O } \\ \text { Designation* } \\ \hline \end{array}$ | Description |  |
| Input | 1 | UP-CMD | B-VAL | Count up command ( | Data area for <br> counter process <br> 1: Set value <br> 2: Current value <br> 3: Work flag |
|  | 2 | DOWN-CMD | B-VAL | Count down command |  |
|  | 3 | RESET | B-VAL | Counter reset comm |  |
|  | 4 | CNT-DATA | Address input | Head address of data process (MW or DW r |  |
| Output | 1 | CNT-UP | B-VAL | Becomes ON when current counter value $=$ set value: |  |
|  | 2 | CNT-ZERO | B-VAL | Becomes ON when current counter value $=0$. |  |
|  | 3 | CNT-ERR | B-VAL | Becomes ON when current counter value > set value. |  |

[^10]
## 11 First-in First-out Function (FINFOUT)

| Name of Function | FINFOUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Function | This is a first-in first-out type block data transfer function. The FIFO data table is composed of a 4 -word header part and a data buffer. 3 words of the header part (data size, input size, output size) must be set before this function is referenced. <br> When the data input command (IN-CMD) becomes ON, the designated number of data is sequentially stored from the designated input data area to the data area of the FIFO table. <br> When the data output command (OUT-CMD) becomes ON, the designated num ber of data are transferred from the head of the data area of the FIFO table to the designated output data area. <br> - When the reset command (RESET) becomes ON, the number (amount) of data stored is set to zero and the FIFO table empty output (TBL-EMP) becomes ON. If "size of available space for data (empty size) < input size" or if "data size < output size," the FIFO table error (TBL-ERR) becomes ON. |  |  |  |  |
| Function Definition | IN-CID FINFOUT <br> OUT-CID  <br> RESET  <br>   <br>   <br>  FIFL-FULL <br>  TBL-EAP <br>  TBL-ERR <br>   <br>   |  |  |  |  |
| I/O Definition | No. | Name | $\begin{array}{c\|} \hline \text { I/O } \\ \text { Designation* } \\ \hline \end{array}$ | Description |  |
| Input | 1 | IN-CMD | B-VAL | Data input comman | FIFO Table <br> Configuration 0 : data size <br> 1 : input size <br> 2 : output size <br> 3 : number of data stored <br> 4: data |
|  | 2 | OUT-CMD | B-VAL | Data output comma |  |
|  | 3 | RESET | B-VAL | Reset command |  |
|  | 4 | FIFO-TBL | Address input | Head address of FI (MW or DW addres |  |
|  | 5 | IN-DATA | Address input | Head address of inp (MW or DW addres |  |
|  | 6 | OUT-DATA | Address input | Head address of out (MW or DW address) |  |
| Output | 1 | TBL-FULL | B-VAL | FIFO table is full. |  |
|  | 2 | TBL-EMP | B-VAL | FIFO table is empty. |  |
|  | 3 | TBL-ERR | B-VAL | FIFO table error |  |

[^11]
## APPENDIX

The contents of Appendix are as follows:

## Appendix A: Types of Instruction Words <br> Appendix B: List of Instructions <br> Appendix C: Differences on Programming between CP-9200H and CP-9200SH

The data type (bit type, integer type, double-length integer type, real number type) that can be used will differ for each instruction. Refer to Chapter 4 "BASIC INSTRUCTIONS" for details.

| Type of Instruction Word | Instruction Words |
| :---: | :---: |
| Program control instruction | SEE FOR WHILE ON/OFF IFON/FOFF ELSE END FSTART FIN FOUT COMMENT XCALL |
| Direct I/O instruction | INS OUTS |
| Relay circuit instruction |  |
| Logical operation instruction | $\wedge \vee \oplus$ |
| Numerical operation instruction | $\stackrel{+}{-} \stackrel{I}{-} \underset{\text { INC DEC MOD REM TMADD TMSUB SPEND }}{+}$ |
| Numerical conversion instruction | INV COM ABS BIN BCD PARITY ASCII BINASC ASCBIN |
| Numerical comparison instruction | $<\leqq=\neq \geqq$ R RCHK |
| Data operation instruction | ROTL ROTR MOVB MOVW XCHG SETW BEXTD BPRESS BSRCH SORT SHFTL SHFTR COPYW BSWAP |
| Basic function instruction | SQRT SIN COS TAN ASIN ACOS ATAN EXP LN LOG |
| $\overline{\text { DDC instruction }}$ | DZA DZB LIMIT PI PD PID LAG LLAG FGN IFGN LAU SLAU PWM |
| Table data operation instruction | TBLBR TBLBW TBLSRL TBLSRC TBLCL TBLMV QTBLR QTBLRI QTBLW QTBLWI QTBLCL |
| SFC instruction | SFC |
| System function | COUNTER FINFOUT TRACE DTRC-RD FTRC-RD ITRC-RD MSG-SND MSG-RCV ISET-213 ICNS-WR ICNS-RD |

List of Instructions

| Type | Name | Symbol | $\left\lvert\, \begin{gathered} {[1]} \\ \text { Instruction } \end{gathered}\right.$ | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP.9200SH | CP.9200H |
| $\begin{aligned} & \text { ogram } \\ & \text { ntrol } \\ & \text { structions } \end{aligned}$ | SEE child drawing | SEE | $\bigcirc$ | Designate the No. of the child or grandchild drawing to be referenced after "SEE" SEE H01 | $\bigcirc$ | $\bigcirc$ |
|  | FOR statement | $\left[\begin{array}{l} \text { FOR } \\ \text { FEND } \end{array}\right.$ |  | Loop execution statement - 1 FOR $V=a$ to $b$ by $c$ <br> V : arbitrary integer register May specify as I or J. <br> a, b, c: May specify an arbitrary integer. (b>a>0, c>0) <br> FEND: END of FOR instruction | $\bigcirc$ | $\bigcirc$ |
|  | WHILE statement | $\left[\begin{array}{l} \text { WHILE } \\ \text { ON/OFF } \\ \text { WEND } \end{array}\right.$ |  | Loop execution statement - 2 <br> WEND : END of WHILE-ON OFF instruction | $\bigcirc$ | $\bigcirc$ |
|  | IF statement | $\left[\begin{array}{l} \text { IFON/IFOFF } \\ \text { ELSE } \\ \text { IEND } \end{array}\right.$ |  | Conditional execution statement <br> IEND: END of IFON/IFOFF instruction | $\bigcirc$ | $\bigcirc$ |
|  | END | FEND WEND IEND DEND |  | The exclusive END instruction is indicated automatically by the CP-717 for each of the above statements. DEND is indicated for the END of a drawing. Only "END" is accepted as an input from the CP-717; FEND, WEND, etc. will not be accepted. | $\bigcirc$ | $\bigcirc$ |
|  | COMMENT | "nnnnnnnn" |  | Character strings enclosed in " "will be handled as a comment. | $\bigcirc$ | $\bigcirc$ |

Note) Omark in the "[ ] Instruction" column means that "[ ]" (conditional execution according to the value of the immediately preceding B register) can be added to the instruction.
(continued)

| Type | Name | Symbol |  | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP-9200SH | CP.920 |
| $\begin{aligned} & \text { Program } \\ & \text { control } \\ & \text { instructions } \end{aligned}$ | Function I/F | FSTART |  | Function referencing instruction | $\bigcirc$ | $\bigcirc$ |
|  |  | FIN |  | Function input instruction <br> Stores input data from the designated input register into the function input register. <br> Designated input register <br> B-VAL : CPU internal register (B register) <br> I-VAL : CPU internal register (A register) <br> L-VAL : CPU internal register (A register) <br> F-VAL : CPU internal register (F register) <br> I-REG : arbitrary integer register <br> L-REG : arbitrary double-length integer register <br> F-REG : arbitrary real number register Address input | $\bigcirc$ | $\bigcirc$ |
|  |  | FOUT | $\because$ $\because$ $\therefore$ | Function output instruction <br> Stores output data from the function output register to the designated output register. <br> Designated output register <br> B-VAL: CPU internal register (B register) <br> I-VAL : CPU internal register (A register) <br> L-VAL : CPU internal register (A register) <br> F-VAL : CPU internal register ( $\mathbf{F}$ register) <br> I-REG : arbitrary integer register <br> L-REG: arbitrary double-length integer register <br> F-REG: arbitrary real number register | $\bigcirc$ | O |
|  | Expansion program execution instruction | XCALL | $\bigcirc$ | Instruction for referencing an expansion program ${ }^{* 1}$. | $\bigcirc$ |  |
| Direct I/O Instructions | Input instruction (interruption prohibited) | INS | $\bigcirc$ | INS MA00100 <br> Data input and storage are executed with interruption prohibited. | $\bigcirc$ |  |
|  | Output instruction (interruption prohibited) | OUTS | $\bigcirc$ | OUTS MA00100 $\qquad$ <br> The setting and output of data are executed with interruption prohibited. | $\bigcirc$ |  |

${ }^{*}$ : There are four types of expansion programs which reference this instruction: constant table (M register I/O conversion table, interlock table, and part composition table.
(Note) ○mark in the "[ ] Instruction " column means that "[]" (conditional execution according to the val of the immediately preceding $B$ register) can be added to the instruction.

| Type | Name | Symbol | $\begin{array}{cc} {\left[\begin{array}{c} {[1]} \\ \text { Instruction } \end{array}\right]} \end{array}$ | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP.9200SH | CP.9200H |
| $\begin{aligned} & \text { elay } \\ & \text { eircuit } \\ & \text { istructions } \end{aligned}$ | NO contact | -11 |  | No limit in the serial circuit. Bit type designation of any register as a relay number is possible (MB00011A). | $\bigcirc$ | $\bigcirc$ |
|  | NC contact | - |  | No limit in the serial circuit. Bit type designation of any register as a relay number is possible (MB00011A). | $\bigcirc$ | 0 |
|  | Rise pulse | -F |  | No limit in the serial circuit. Bit type designation of any register as a relay number is possible (MB00011A). | $\bigcirc$ | $\bigcirc$ |
|  | Fall pulse | - |  | No limit in the serial circuit. Bit type designation of any register as a relay number is possible (MB00011A). | 0 | $\bigcirc$ |
|  | On-delay timer (Unit of measurement: 10 ms ) | -15 |  | Set value: count register - ${ }^{-1}$ <br> Set value: any register, constant (setting unit: 10 ms ) Count register : M or D register | $\bigcirc$ | $\bigcirc$ |
|  | Off-delay timer (Unit of measurement: 10 ms ) | - ' |  |  | $\bigcirc$ | $\bigcirc$ |
|  | On-delay timer (Unit of measurement: 1s) | $-{ }^{3} 5$ |  | Set value: count register $\underbrace{2}$ <br> Set value: any register, constant (setting unit: 1s) Count register : M or D register | $\bigcirc$ |  |
|  | Off-delay timer (Unit of measurement: 1s) | $f^{5} 5$ |  |  | $\bigcirc$ |  |
|  | Coil | -01 |  | $\begin{aligned} & \text { MW00200 }=00001 \xrightarrow{\text { MB000000 }} \xrightarrow{\text { MB000000 }} \\ & \text { IFON } \end{aligned}$ | $\bigcirc$ | $\bigcirc$ |
|  | Set coil | $-{ }^{-1} \mathrm{H}$ |  | MB000000 MB000010By turning MB000000 "ON," <br> MB000010 turns "ON." Subsequently, <br> even if MB000000 turns "OFF," it <br> stays "ON." | $\bigcirc$ | $\bigcirc$ |
|  | Reset coil | $-\mathrm{RH}$ |  | MB000020 MB000010 <br> By turning MB000020 "ON," <br> MB00010 turns "OFF." "ubsequently, <br> even in MB000020 turns "OFF," it <br> stays "OFF." | $\bigcirc$ | O |
|  | Branching/ convergence point instruction | $\rightarrow$ |  | A branching or converging indication can be attached to any of the above relay type instructions. | $\bigcirc$ | $\bigcirc$ |

Note) Omark in the "[ ] Instruction" column means that "[ ]" (conditional execution according to the value of the immediately preceding $B$ register) can be added to the instruction.
(continued)

| Type | Name | Symbol |  | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP-9200SH | CP-920 |
| Logical <br> Operation <br> Instructions | AND | $\wedge$ | $\bigcirc$ | Integer type designation of any register or constant is possible. | $\bigcirc$ | $\bigcirc$ |
|  | OR | $\checkmark$ | $\bigcirc$ | Integer type designation of any register or constant is possible. | $\bigcirc$ | $\bigcirc$ |
|  | Exclusive OR | $\oplus$ | $\bigcirc$ | Integer type designation of any register or constant is possible. | $\bigcirc$ | $\bigcirc$ |
| Numerical Operation Instructions | Integer type entry | $\vdash$ | , $\bigcirc$ | Starts integer type operation. <br> $\vdash$ MW00280+00100 $\Rightarrow$ MW00220 | $\bigcirc$ | $\bigcirc$ |
|  | Real number type entry | $1+$ | $\bigcirc$ | Starts real number type operation. <br> II MW00280+00100 $\Rightarrow$ MW00220 | $\bigcirc$ | $\bigcirc$ |
|  | Store | $\Rightarrow$ | $\bigcirc$ | Stores operation result in designated register. | $\bigcirc$ | $\bigcirc$ |
|  | Add | + | $\bigcirc$ | Ordinary numerical addition (with operation error).* $\vdash$ MW00280+00100 $\Rightarrow$ MW00220 All registers and constants can be designated | $\bigcirc$ | $\bigcirc$ |
|  | Subtract | - | $\bigcirc$ | Ordinary numerical subtraction (with operation error).* <br> $\vdash$ MW00280-00100 $\Rightarrow$ MW00220 <br> - All registers and constants can be designated. | $\bigcirc$ | $\bigcirc$ |
|  | Extended add | ++ | $\bigcirc$ | Closed numerical addition (without operation error). $\begin{aligned} & 32768+1=-32768 \\ & 0 \rightarrow 32767 \rightarrow-32768 \rightarrow 0 \end{aligned}$ | $\bigcirc$ | $\bigcirc$ |
|  | Extended subtract | -- | $\bigcirc$ | Closed numerical subtraction (without operation error). $\begin{aligned} & -32768-1=32767 \\ & 0 \rightarrow-32768 \rightarrow 32767 \rightarrow 0 \end{aligned}$ | $\bigcirc$ | $\bigcirc$ |
|  | Multiply | $\times$ | $\bigcirc$ | In the case of integer type and doublelength integer type, use $\times$ and $\div$ in combination. | $\bigcirc$ | $\bigcirc$ |
|  | Divide | $\div$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |

*: On the $\mathbf{C P}-9200 \mathrm{H}$, an operation error will not occur with double-length operations. On the CP-9200S] operation error will occur with double-length operations.
(Note) O mark in the "[ ] Instruction " column means that " [ ]" (conditional execution according to the valk of the immediately preceding B register) can be added to the instruction .
continued)

| Type | Name | Symbol |  | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP-9200SH | CP.9200H |
| umerical peration structions | Increment | INC | $0$ | Adds 1 to the designated register. <br> INC MW00100 <br> If MW00100 99 , the operation result $=100$. | $\bigcirc$ | $\bigcirc$ |
|  | Decrement | DEC | $\bigcirc$ | Subtracts 1 from the designated register. <br> DEC MW00100 <br> If MW00100=99, the operation result $=98$. | $\bigcirc$ | $\bigcirc$ |
|  | Integer type remainder | MOD | $\bigcirc$ | $\vdash$ MW00100 $\times 01000 \div 00121$ <br> MOD $\Rightarrow$ MW00101 <br> In this example, the remainder of division is taken out. | $\bigcirc$ | $\bigcirc$ |
|  | Real number type remainder | REM | $\bigcirc$ | $\begin{array}{lll} \hline \text { IF MF00200 } & \text { REM } \\ & \\ \Rightarrow \text { MF00202 } \end{array}$ <br> In this example, the remainder of division is taken out. | $\bigcirc$ | $\bigcirc$ |
|  | Time addition | TMADD | $\bigcirc$ | Addition of $\mathrm{hrs} / \mathrm{min} / \mathrm{sec}$ TMADD MW00000, MW00100 | $\bigcirc$ |  |
|  | Time subtraction | TMSUB | $\bigcirc$ | Subtraction of $\mathrm{hrs} / \mathrm{min} / \mathrm{sec}$ TMSUB MW00000, MW00100 | $\bigcirc$ |  |
|  | Time spend | SPEND | $\bigcirc$ | Finds elapsed time between two times. (Difference in $\mathrm{yr} / \mathrm{mo} / \mathrm{day} / \mathrm{hr} / \mathrm{min} / \mathrm{sec}$ in total number of seconds.) <br> SPEND MW00000, MW00100 | $\bigcirc$ |  |

(Note) ○mark in the "[ ] Instruction " column means that "[ ]" (conditional execution according to the value of the immediately preceding $B$ register) can be added to the instruction.
(continued)

| Type | Name | Symbol | $[1]$Instruction | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP-9200SH | CP. 920 |
| Numerical Conversion Instructions | Sign inversion | INV | $\bigcirc$ | - MW00100 INV <br> If $M W 00100=99$, the operation result $=-99$. | $\bigcirc$ | $\bigcirc$ |
|  | Complement of 1 | - COM | $\bigcirc$ | $\vdash$ MW00100 COM If MW00100=FFFFH, the operation result $=0000 \mathrm{H}$ | $\bigcirc$ | $\bigcirc$ |
|  | Absolute value conversion | $\mathrm{ABS}$ | $\bigcirc$ | - MW00100 ABS If MW00100=-99, the operation result=99 | $\bigcirc$ | $\bigcirc$ |
|  | Binary conversion | BIN | $\bigcirc$ | - MW00100 BIN If MW00100 $=1234 \mathrm{H}$ (hexadecimal), the operation result $=01234$ (decimal). | $\bigcirc$ | $\bigcirc$ |
|  | BCD conversion | BCD | $\bigcirc$ | - MW00100 BCD <br> If MW00100= 1234 (decimal), the operation result $=1234 \mathrm{H}$ (hexadecimal). | $\bigcirc$ | $\bigcirc$ |
|  | Parity conversion | PARITY | $\bigcirc$ | Calculates the number of binary expression bits that are ON $(=1)$. 1 MW00100 PARITY If MW00100 $=\mathrm{FOFOH}$, the operation result $=8$. | $\bigcirc$ | $\bigcirc$ |
|  | ASCII conversion 1 | ASCII | $\bigcirc$ | The designated character string is converted to ASCII code and substituted in the register. ASCII MW00200 "ABCDEFG" | $\bigcirc$ |  |
|  | ASCII conversion 2 | BINASC | O | Sixteen-bit binary data is converted to four-digit hexadecimal ASCII code. BINASC MW00100 | $\bigcirc$ |  |
|  | ASCII <br> conversion 3 | ASCBIN | $\bigcirc$ | The numerical value indicated by a four-digit hexadecimal ASCII code is converted to 16 -bit binary data. ASCBIN MW00100 | $\bigcirc$ |  |

(Note) O mark in the "[ ] Instruction " column means that "[ ]" (conditional execution according to the valu of the immediately preceding $B$ register) can be added to the instruction .

(Note) Omark in the "[ ] Instruction " column means that "[ ]" (conditional execution according to the value of the immediately preceding $B$ register) can be added to the instruction .
(continued)

| Type | Name | Symbol | $\left\lvert\, \begin{gathered} {[\mathrm{J}} \\ \text { Instruction } \end{gathered}\right.$ | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP.9200SH | CP. 922 |
| Data <br> Operation Instructions | Data search | BSRCH | $\bigcirc$ | A search is made, within the designated register range, for the position of data which match the stipulated data. <br> BSRCH MW00000 W $=20 \mathrm{D}=100$ R = MW00100 | $\bigcirc$ |  |
|  | Sort | SORT | $\bigcirc$ | A sort is performed on registers within the designated register range. SORT MW00000 W=100 | $\bigcirc$ |  |
|  | Bit shift left | SHFTL | $\bigcirc$ | The designated bit strings are shifted to the left. <br> SHFTL MB00100A N = $1 \mathrm{~W}=20$ | $\bigcirc$ |  |
|  | Bit shift right | SHFTR | $\bigcirc$ | The designated bit strings are shifted to the right. <br> SHFTR MB00100A N=1 W=20 | $\bigcirc$ |  |
|  | Word copy | COPYW | $\bigcirc$ | The designated register range is copied. Even if there is overlap between the copy destination and copy source, the copy will be correctly performed. <br> COPYW MW00100 $\rightarrow$ MW00200 W = 20 | $\bigcirc$ $\bigcirc$ |  |
|  | Byte swap | BSWAP | $\bigcirc$ | The upper and lower bytes of the designated word variable are swapped. <br> BSWAP MW00100 |  |  |

(Note) O mark in the "[ ] Instruction " column means that "[ ]" (conditional execution according to the val of the immediately preceding $B$ register) can be added to the instruction.

| Type | Name | Symbol |  | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP-9200SH | CP.9200H |
| asic* unction istructions | Square root | SQRT | $\bigcirc$ | Taking the square root of a negative number will result in the square root of the absolute value multiplied by -1. II-MF00100 SQRT | $\bigcirc$ | $\bigcirc$ |
|  | Sine | SIN | $\bigcirc$ | Input $=$ in degrees I-MF00100 SIN | $\bigcirc$ | $\bigcirc$ |
|  | Cosine | Cos | $\bigcirc$ | Input = in degrees II-MF00100 SIN | $\bigcirc$ | $\bigcirc$ |
|  | Tangent | TAN | $\bigcirc$ | Input $=$ in degrees I-MF00100 TAN | $\bigcirc$ | $\bigcirc$ |
|  | Arc sine | ASIN | $\bigcirc$ | 11 MF00100 ASIN | $\bigcirc$ | $\bigcirc$ |
|  | Arc cosine | ACOS | $\bigcirc$ | 1-MF00100 ACOS | $\bigcirc$ | $\bigcirc$ |
|  | Arc tangent | ATAN | $\bigcirc$ | I-MF00100 ATAN | $\bigcirc$ | $\bigcirc$ |
|  | Exponent | EXP | $\bigcirc$ | $\underset{e^{\text {MF00100 }}}{\text { I-MF00100 EXP }}$ | $\bigcirc$ | $\bigcirc$ |
|  | Natural log | LN | $\bigcirc$ | $\begin{array}{\|l} \text { II-MF00100 LN } \\ \log _{e}(\text { MF00100 } \end{array}$ | $\bigcirc$ | $\bigcirc$ |
|  | Common log | LOG | $\bigcirc$ | $\begin{aligned} & \text { IFMF00100 LOG } \\ & \log _{10}(\text { MF00100 }) \end{aligned}$ | $\bigcirc$ | $\bigcirc$ |

When using a basic function instruction with integer type data, scaling is necessary. For details, refer to Chapter 4 "BASIC INSTRUCTIONS".
(Note) Omark in the "[ ] Instruction " column means that "[ ]" (conditional execution according to the value of the immediately preceding $B$ register) can be added to the instruction.
(continued)

| Type | Name | Symbol | [ ]Instruction | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP.9200SH | CP.9200 |
| DDC <br> Instructions | Dead zone A | DZA | $\bigcirc$ | - MW00100 DZA 00100 | $\bigcirc$ | $\bigcirc$ |
|  | Dead zone B * | DZB | O | - MW00100 DZB 00100 | $\bigcirc$ | $\bigcirc$ |
|  | Upper/lower limit | LIMIT | $\bigcirc$ | $\vdash$ MW00100 LIMIT -00100 00100 | $\bigcirc$ | $\bigcirc$ |
|  | PI control | PI | $\bigcirc$ | $\vdash$ MW00100 PI MA00 200 | $\bigcirc$ | $\bigcirc$ |
|  | PD control | PD | $\bigcirc$ | $\vdash$ MW00100 PD MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | PID control | PID | $\bigcirc$ | $\vdash$ MW00100 PID MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | First-order lag | LAG | $\bigcirc$ | $\vdash$ MW00100 LAG MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | Phase-lead-lag | LLAG. | $\bigcirc$ | $\vdash$ MW00100 LLAG MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | Function generator | FGN | $\bigcirc$ | $\vdash$ MW00100 FGN MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | Inverse function generator | IFGN | $\bigcirc$ | 「MW00100 IFGN MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | Linear accelerator unit 1 | LAU | $\bigcirc$ | $\vdash$ MW00100 LAU MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | Linear accelerator unit 2 | SLAU | $\bigcirc$ | $\vdash$ MW00100 SLAU MA00200 | $\bigcirc$ | $\bigcirc$ |
|  | Pulse width modulation | PWM | $\bigcirc$ | - MW00100 PWM MA00200 | $\bigcirc$ | $\bigcirc$ |

(Note) O mark in the "[ ] ] Instruction " column means that "[ ]" (conditional execution according to the valh of the immediately preceding $B$ register) can be added to the instruction .

| Type | Name | Symbol | $\begin{gathered} {[\mathrm{l}]} \\ \text { Instruction } \end{gathered}$ | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP.9200SH | CP. 9200 H |
| ble Data peration struction | Block read | TBLBR | $\bigcirc$ | TBLBR TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Block write | TBLBW | $\bigcirc$ | TBLBW TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Row search (vertical) | TBLSRL | $\bigcirc$ | TBLSRL TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Column search (horizontal) | TBLSRC | $\bigcirc$ | TBLSRC TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Block transfer between tables | TBLMV | $\bigcirc$ | TBLMV TBL1, TBL2, MA00000 | 0 |  |
|  | Cue table read (pointer stationary) | QTBLR | $\bigcirc$ | QTBLR TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Cue table read (pointer advances) | QTBLRI | $\bigcirc$ | QTBLRI TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Cue table write (pointer stationary) | QTBLW | $\bigcirc$ | QTBLW TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Cue table write (pointer advances) | QTBLWI | $\bigcirc$ | QTBLWI TBL1, MA00000, MA00100 | $\bigcirc$ |  |
|  | Clear cue pointer | QTBLCL | $\bigcirc$ | QTBLCL TBL1 | $\bigcirc$ |  |

(Note) Omark in the "[ ] Instruction " column means that "[ ]" (conditional execution according to the value of the immediately preceding $B$ register) can be added to the instruction .
（continued）

| Type | Name | Symbol | $\left\lvert\, \begin{array}{c\|} \hline \text { I ] } \\ \text { Instruction } \end{array}\right.$ | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP．9200SH | CP． 9200 |
| SFC <br> Instructions | SFC execution | SFC |  | $\longrightarrow$SFC <br> EXECUTE OUT <br> MACDIU | $\bigcirc$ | $\bigcirc$ |
|  | NO contact transition judgment | $\pm$ |  | Designation of transition condition 푸 IB0010A（Cannot modify with a subscript．） | $\bigcirc$ | $\bigcirc$ |
|  | NC contact transition judgment | \％ | － | Designation of transition condition خMB0012B（Cannot modify with a subscript．） | $\bigcirc$ | $\bigcirc$ |
|  | Timer transition judgment | ＋ |  | Transition timer set value <br> +10.00 （Cannot modify with a subscript．） | $\bigcirc$ | $\bigcirc$ |
|  | Action box | ABOX |  | ABOX S10：The corresponding program is executed on each scan． after transition to step box S10 and until transition to the next step． | $\bigcirc$ | $\bigcirc$ |
|  |  | SBOX |  | SBOX S11：The corresponding program is executed just once upon transition to step box Si1． | $\bigcirc$ | $\bigcirc$ |
|  | End action box | AEND |  | End of SFC action box． | $\bigcirc$ | $\bigcirc$ |
|  | Branching／ convergence point instruction | トト」 |  | Designation of branching point， convergence point，and convergence connection of SFC． | $\bigcirc$ | $\bigcirc$ |
|  | SFC step entry | SFCSTEP | $\bigcirc$ | SFCSTEP STEP name $\rightarrow$ DW00000 Store system STEP No．of designated STEP in the A register． | $\bigcirc$ |  |

（Note）O mark in the＂［ $]$ Instruction＂column means that＂［ ］＂（conditional execution according to the valu of the immediately preceding $B$ register）can be added to the instruction ．

| Type | Name | Symbol | [ ] <br> Instruction | Description | Device Model |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP-9200SH | CP. 9200 H |
| ystem unctions | Counter | COUNTER |  | Up/down counter | $\bigcirc$ | $\bigcirc$ |
|  | First-in first-out | FINFOUT |  | First-in first-out function | $\bigcirc$ | $\bigcirc$ |
|  | Trace function | TRACE ${ }^{11}$ |  | Write-in of trace data into the data trace memory. | $\bigcirc$ | $\bigcirc$ |
|  | Data trace read function | DTRC-RD ${ }^{\text {2 }}$ |  | Readout of data from data trace memory to user memory | $\bigcirc$ | $\bigcirc$ |
|  | Failure trace read function | FTRC-RD |  | Readout of data from failure trace memory to user memory. | $\bigcirc$ |  |
|  | Inverter trace read function | ITRC-RD |  | Readout of data from inverter trace memory to user memory. | $\bigcirc$ |  |
|  | Send message function | MSG-SND ${ }^{\text {+1 }}$ |  | Send CP-215/CP-216/CP-217/CP-218/ CP-2500 message. | $\bigcirc$ | $\bigcirc$ |
|  | Receive <br> message function | MSG-RCV ${ }^{\text {+1 }}$ |  | Receive CP-215/CP-216/CP-217/CP218/CP2500 message. | $\bigcirc$ | $\bigcirc$ |
|  | Inverter constant write function | ICNS-WR |  | Applies to the inverter connected to CP-215 or CP-216. | $\bigcirc$ |  |
|  | Inverter constant read function | ICNS-RD |  | Applies to the inverter connected to CP-215 or CP-216. | $\bigcirc$ |  |
|  | CP-213 initial data setting | ISET-213 |  | Sets the initial data for the inverter connected to the CP-213 line. | $\bigcirc$ |  |

F The CP-9200SH and the CP-9200H are slightly different.
: Equivalent to TRACE-RD function on the CP-9200H.
(Note) Omark in the "[ ] Instruction " column means that "[]" (conditional execution according to the value of the immediately preceding $B$ register) can be added to the instruction.

## C Differences on Programming between CP-9200H and CP-9200SH

For details of each instruction, refer to Chapter 4 "BASIC INSTRUCTIONS".

| Item $\quad$ Model |  |  | CP-9200SH |  | CP-9200H | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1MB | 2MB |  |  |
| 1 | Additional instructions | Program control instruction | XCALL |  | None |  |
|  |  | Data transfer instruction | ROTR, ROTL, MOVB, SETW, COPYW, SHL, SHR |  |  |  |
|  |  | DDC instruction | RCHK |  |  |  |
|  |  | SFC instruction | SFCSTEP |  |  |  |
|  |  | System function | FTRC-RD |  |  |  |
|  |  | Sequence instruction | $\begin{array}{ll} -[\mathrm{sH} & \text { (set coil) } \\ \text { fRH } & \text { (reset coil) } \end{array}$ |  |  |  |
| 2 | Modified instructions | DDC instruction | LAU (with both functions of LAU and VLAU) SLAU (with both functions of SLAU and VSLAU) |  | LAU and VLAU |  |
|  |  |  |  |  | SLAU and VSLAU |  |
|  |  | System function | DTRC-RD |  | TRACE-RD |  |
|  |  |  | TRACE |  | TRACE |  |
|  |  |  | MSG-SND |  | SND |  |
|  |  |  | MSG-RCV |  | RCV |  |
|  |  | Direct I/O instruction | INS, OUTS |  | IN, OUT |  |
| 3 | Deleted instructions | DDC instruction System function | None |  | LPPD | - As CP-9200SH has no memory card connection function, the functions related to memory card (MC-WRITE, MC-READ, MC-CHK) are deleted. <br> - CP-9200SH supports double-length integer multiplication/division function (LMUL, LDIV) by the instructions $\times$ and $\div$. |
|  |  | System function | None |  | MC-WRITE <br> MC-REA <br> MC-CHK |  |
|  |  |  | None |  | LMUL |  |
|  |  |  | None |  | LDIV |  |
| 4 | Application capacity |  | equivalent to 12 k steps/CPU |  | equivalent to 4 k steps/CPU |  |
| 5 | Data memory | Register common to all DWGs (M) | 32 k words/CPU |  | $\begin{array}{\|l} 16128 \text { words } \\ \text { (common for CPUs) } \\ \hline \end{array}$ | - With CP-9200H, M, I, and registers are common for CPU0 and CPU1. With CP-9200SH, they are unique each for CPU1 and CPU2. <br> - With CP-9200H, D register is common to all DWG's. With CP-9200SH, it is unique to each DWG. <br> - With CP-9200H, I and O registers are cleared at the power turned ON. With CP 9200SH, they are not cleared at the power turnec ON. <br> The number and contents o $S$ register are different between CP-9200H and CP 9200 SH . |
|  |  | Input register (I) | 5 k words/CPU |  | $\begin{aligned} & 128 \text { words } \\ & \text { (common for CPUs) } \\ & \hline \end{aligned}$ |  |
|  |  | Output register $(0)$ | 5 k words/CPU |  | $\begin{aligned} & 128 \text { words } \\ & \text { (common for CPUs) } \end{aligned}$ |  |
|  |  | System register (S) | 1 k words/CPU |  | 256 words/CPU |  |
|  |  | Register unique to each DWG (D) | Max. 16 k words/DWG, function |  | 2 k words/CPU |  |
|  |  | DWG constant register (\#) | Max. 16 k words/DWG, function |  | Max. 512 words/DWG |  |
|  |  | Common constant register (C) | 16 k words/CPU |  | None |  |

## continued)



## MACHINE CONTROLLER CP-9200SH PROGRAMMING MANUAL

## TOKYO OFFICE

Now Pior Takeshiba South Tower, 1-16-1, Kaigan, Minatoku, Tokyo 105-6891 Japan
Phone 81-3-5402-4511 Fax 81-3-5402-4580
YASKAWA ELECTRIC AMERICA, INC.
2121 Nomman Drive South, Waukegan, iL 60085, U.S.A.
Phone 1-847-887-7000 Fax 1-847-887-7370
MOTOMAN INC. HEADOUARTERS
805 Liberty Lane West Carrollton, OH 45449, U.S.A.
Phone 1-937-847-6200 Fax 1-937-847-6277
YASKAWA ELETTRICO DO BRASIL COMERCIO LTDA.
Avenida Fagundes Filho, 620 Barro Saudo-Sao Päulo-SP, Brazil CEP: 04304-000
Phone 55-11-5071-2552 Fax 55-11-5581-8795
YASKAWA ELECTRIC EUROPE GmbH
Am Kronberger Hang 2, 65824 Schwalbach, Germany
Phone 49-6196-569-300 Fax 49-6196-888-301
Motoman Robotics Europe AB
Box 504 S38525 Torsais, Sweden
Phone 46-486-48800 Fax 46-486-41410

## Motoman Robotec GmbH

Kammerfoldstraße 1, 85391 Allershausen, Gemany
Phone 49-8166-900 Fax 49-8166-9039
YASKAWA ELECTRIC UK LTD.
1 Hunt Hill Orchardtion Woodis Cumbemauld, G68 9LF, United Kingdom
Phone 44-1236-735000 Fax 44-1236-458182
YASKAWA ELECTRIC KOREA CORPORATION
Kipa Bldg \$1201, 35-4 Youido-dong, Yeongdungpo-Ku, Seoul 150-010, Koree
Phone 82-2-784-7844 Fax 82-2-784-8495
YASKAWA ELECTRIC (SINGAPORE) PTE. LTD.
151 Lorong Chuan, "04-01, Now Tech Park Singapore 556741, Singapore
Phone 65-282-3003 Fax 65-289-3003
YASKAWA ELECTRIC (SHANGHAI) CO., LTD.
4F No. 18 Aona Romd, Wagenoqiao Froe Trade Zone, Pudong New Area, Shanghai 200131, Chine
Phone 86-21-5866-3470 Fax 86-21-5866-3869
Yatec engineering corporation
Shen Hsiang Tang Sung Chiang Building 10f 146 Sung Chiang Road, Taipei, Taiwan
Phone 886-2-2563-0010 Fax 886-2-2567-4677
YASKAWA ELECTRIC (HK) COMPANY LIMITED
Prn. 2909-10, Hong Kong Plaza, 186-191 Connaught Road West, Hong Kong
Phone 852-2803-2385 Fax 852-2547-5773
BEIJING OFFICE
Room No. 301 Office Buidding of Bejijing Intemational Club, 21
Jianguomenwai Avenue, Beijing 100020, China
Phone 86-10-6532-1850 Fax 86-10-6532-1851
TAIPEI OFFICE
Shen Hsiang Tang Sung Chiang Building 10F 146 Sung Chiang Road, Taipei, Taiwan
Phone 886-2-2563-0010 Fax 886-2-2567-4677
SHANGHAI YASKAWA-TONGNI M \& E CO., LTD.
27 Hui He Road Shanghai China 200437
Phone 86-21-6531-4242 Fax 86-21-6553-6060
BEWING YASKAWA BEIKE AUTOMATION ENGINEERING CO., LTD.
30 Xue Yuan Road, Haidian, Bejijng P.R. China Post Code: 100083
Phone 86-10-6233-2782 Fax 86-10-6232-1536
SHOUGANG MOTOMAN ROBOT CO., LTD.
7, Yongchang-North Street, Beijing Economic Technological Investment \& Development Area,
Beijing 100076, P.R. China
Phone 86-10-6788-0551 Fax 86-10-6788-2878

YASKAWA ELECTRIC CORPORATION

MANUAL NO. SIE-C879-40.3B


[^0]:    * : For executing internal processes (self-diagnosis, etc.) of the system.

[^1]:    *: Indicates the input designation at the CP-717.

[^2]:    *: Indicates the output designation at the the CP-717.

[^3]:    * Input data stored in MW00104.

[^4]:    ¹: Will not be stored if the operation starts with a $\vdash$. Will be stored if the operation does not start with a $\vdash$
    ${ }^{*} 2$ : Will not be stored if the operation starts with a $\Vdash$. Will be stored if the operation does not start with a $\sharp$.

[^5]:    $\mathrm{V}^{\prime}$ : previous speed output value
    VI : speed reference input
    Ts : scan time set value (ms)

[^6]:    * : Indicates the I/O designations at the CP-717.

[^7]:    *: By turning DB00000 $=$ ON, a one time only write can be executed.

[^8]:    * : Indicates the I/O designations at the CP-717.

[^9]:    : Indicates the I/O designation at the CP-717.
    ** : Designate the MEMOBUS protocol ( $=1$ ) if transmission is to be performed with the MELSEC or OMRON procedure. Protocol conversion will be carried out at the transmission device (CP217, CP-218). Refer to (1) of 5.3.4, "OMRON Communication" or (2) of 5.3.4, "MELSEC Communication" of the Control Pack CP-9200SH User's Manual (SIE-C879-40.1) for details on the protocol conversion specifications.

[^10]:    *: Indicates the:I/O designation at the CP-717.

[^11]:    *: Indicates the I/O Designation at the CP-717.

